# Revision notes - CS2100

# Ma Hongqiang

# November 14, 2017

# Contents

1	Introduction	2
2	Number Systems	4
3	Boolean Algebra	15
4	Logic Gates and Circuits	19
5	Kaunaugh Map	23
6	Combinatorial Circuits	26
7	More Building Blocks	35
8	Sequential Logic	42
9	Understanding Performance	50
10	MIPS	<b>52</b>
11	MIPS Assembly Language	60
<b>12</b>	Programming in MIPS Assembly Code	67
13	Basic Datapath	<b>7</b> 5
14	Basic Pipelining	82
15	Processor Cache	91

## 1 Introduction

#### **Definition 1.1** (Computer).

A computer is a device capable of solving problems according to designed programs. It simply augments our power of storage and speed of calculation.



Figure 1: Computers as information processors.

#### **Definition 1.2** (Hardware Stack).

The hardware stack with the most basic on the top goes like:

- Transistor
- Logic Gate
- Circuits
- Memory
- Processor

#### **Definition 1.3** (Transistor).

A transistor is

- a solid state switch. The input switches on or off the output.
- It is also an *amplifier*. The output signal is much stronger than the input so that things can be connected up.


## **Definition 1.4** (Boolean logic gates). t

To compute, **Boolean logic gates** is built by transistors to compute Boolean logic functions.

The basic Boolean logic gates include:

- NOT
- OR, AND
- NAND, NOR

Theorem 1.1 (Behaviour of nMOS and pMOS transistor).



Examples of logic gates constructed by nMOS and pMOS include:




Figure 2: CMOS NOT Gate




Figure 3: CMOS NAND Gate

## 2 Number Systems

## 2.1 Information Representation

**Definition 2.1** (Bit).

Bit is the short form of binary digit.

- 0 and 1
- Represent false and true in logic
- $\bullet$  Represent the *low* and *high* states in electronic devices

Other units include

• Byte: 8 bits

• Nibble: 4 bits

• Word: Multiple of byte

Obviously, N bits can represent up to  $2^N$  values. Conversely, to represent M values,  $\log_2 M$  bits are required.

**Definition 2.2** (Weighted-positional Number System). A weighted-positional number system is one whose

- Base or radix is N.
- position is important, as the value of each symbol/digit is dependent on its **type** and **position** in the number.
- In general,

$$(a_n a_{n-1} \cdot a_1 a_0 \cdot b_1 b_2 \cdot)_N = \sum_{k=0}^n a_k N^k + \sum_{k=1}^\infty b_k N^{-k}$$

For example, in the decimal number system,

$$(593.68)_{10} = 5 \times 10^2 + 9 \times 10^1 + 3 \times 10^0 + 6 \times 10^{-1} + 8 \times 10^{-2}$$

The method of conversion between bases can be found in MA2213 Revision Note. In special cases, binary can be converted to octal and hexadecimal by partitioning the number in groups of 3 and 4 respectively.

## 2.2 Signed Binary Number

Any real number can be converted to a signed binary number. A **signed binary number** is defined by its

- sign
- absolute value

In general, a signed binary number can be represented as

$$\pm a_{n-1}a_{n-2}\cdots a_0.b_1b_2\cdots$$

where  $a_i, b_j = 0$  or 1 for  $i = [0..n], j = \mathbb{Z}^+$ .

**Definition 2.3** (String Representation of Signed Binary Number).

A string representation of signed binary numbers is a bijection from signed binary numbers to strings of bits.

Specifically for binary integers with sign s and absolute value v, define the bijective function f:

$$f: (\text{sign, absolute value}) \to \text{binary String}$$
  
 $(s, v) \mapsto \text{str}$ 

where str is the string representation f of that particular signed binary number defined by s and v.

**Definition 2.4** (Negation of String Representation).

Negation is a unitary function —:

$$-:$$
 binary String  $\rightarrow$  binary String  $\mathtt{str} \mapsto -\mathtt{str}$ 

where -str := f(-s, v)

There are three common string representations of signed binary number, namely

- Sign-and-Magnitude  $f_{\rm sm}$
- 1s complement  $f_{1s}$
- 2s complement  $f_{2s}$

In the rest of this subsection, the length of string str is fixed to n, and str =  $a_{n-1}a_{n-2}\cdots a_0$ .

### 2.2.1 Sign-and-Magnitude Representation $f_{\rm sm}$

Definition 2.5  $(f_{sm})$ .

In **sign-and-magnitude** representation, sign s is represented by a **sign bit** in the leftmost position of string str, i,e,  $a_{n-1}$ .

- 0 for +
- 1 for -

The absolute value v will occupy the rest n-1 bits of  $\operatorname{str}: a_{n-2}a_{n-3}\cdots a_0 := v$ . For a n bit sign-and-magnitude representation, the domain of  $f_{\operatorname{sm}}$  is  $[-2^{n-1}+1, 2^{n-1}-1]\cap \mathbb{Z}$ .

Clearly, say, for 8-bit sign-and-magnitude representation,

- Largest value:  $011111111_{sm} = +127_{10}$
- Smallest value:  $111111111_{sm} = -127_{10}$
- **Zeros**:  $00000000_{\text{sm}} = +0_{10}$  and  $10000000_{\text{sm}} = -0_{10}$
- Range:  $-127_{10}$  to  $+127_{10}$

**Theorem 2.1** (Negation of str in sign-and-magnitude representation).

To negate a str in sign-and-magnitude interpretation, invert the sign bit<sup>1</sup>. Suppose  $str = a_{n-1}a_{n-2}\cdots a_0$ , then

$$-\mathtt{str} = \overline{a_{n-1}} a_{n-2} \cdots a_0$$

Theorem 2.2  $(f_{\rm sm}^{-1})$ .

 $f^{-1}(str)$  is defined<sup>2</sup> as follows:

$$f_{\text{sm}}^{-1}(\text{str}) = f^{-1}(a_{n-1}a_{n-2}\cdots a_0)$$
$$:= (-1)^{a_{n-1}} \times \sum_{i=0}^{n-2} (a_i \times 2^i)$$

## 2.2.2 1s Complement

**Definition 2.6** ( $f_{1s}$  for non-negative binary numbers).

Suppose a **nonnegative** number is defined by (+, v). In **1s complement** representation str,

- the positive sign defines  $a_{n-1} := 0$ ;
- the absolute value v will occupy the rest n-1 bits of str:  $a_{n-2}a_{n-3}\cdots a_0:=v$ .

<sup>&</sup>lt;sup>1</sup>Inversion of bit b is denoted by  $\bar{b}$ 

 $<sup>^{2}</sup>f^{-1}$  is well defined as f is a bijection

#### Definition 2.7 (Negation).

Negation of 1s complement representation is defined as:

$$-:$$
 binary String  $\rightarrow$  binary String  $\operatorname{str} = a_{n-1}a_{n-2}\cdots a_0 \mapsto \overline{a_{n-1}a_{n-2}\cdots a_0} := -\operatorname{str}$ 

Essentially, to negate a String of 1s complement, invert all the bits.

**Definition 2.8** ( $f_{1s}$  for non-positive binary numbers).

The 1s complement representation of a **non-positive binary number** defined by (-, v) is defined by **negation** of  $f_{1s}((+, v))$ .

Essentially,

$$\mathtt{str} = 1\overline{a_{n-2}a_{n-3}\cdots a_0}$$

Together with the previous definition, for a n bit 1s complement representation, the domain of  $f_{1s}$  is  $[-2^{n-1}+1, 2^{n-1}-1] \cap \mathbb{Z}$ .

Clearly, say, for 8-bit 1s complement representation,

- Largest value:  $011111111_{1s} = +127_{10}$
- Smallest value:  $10000000_{1s} = -127_{10}$
- **Zeros**:  $00000000_{1s} = +0_{10}$  and  $11111111_{1s} = -0_{10}$
- Range:  $-127_{10}$  to  $+127_{10}$ .

Theorem 2.3 (Sign Bit of 1s Complement).

The leftmost position of string str, i,e,  $a_{n-1}$ , still represents the sign:

- 0 for +
- 1 for -

Theorem 2.4  $(f_{1s}^{-1})$ .

 $f^{-1}(str)$  is defined as follows:

$$\begin{split} f_{1\mathrm{s}}^{-1}(\mathtt{str}) &= f^{-1}(a_{n-1}a_{n-2}\cdots a_0) \\ &:= ((-2^{n-1}+1)\times a_{n-1}) + \sum_{i=0}^{n-2} a_i \times 2^i \end{split}$$

### 2.2.3 2s Complement

**Definition 2.9** ( $f_{2s}$  for non-negative binary numbers).

Suppose a **nonnegative** number is defined by (+, v). In **2s complement** representation str,

- the positive sign defines  $a_{n-1} := 0$ ;
- the absolute value v will occupy the rest n-1 bits of str:  $a_{n-2}a_{n-3}\cdots a_0:=v$ .

#### **Definition 2.10** (Negation).

Negation of 2s complement representation is defined as:

-: binary String 
$$\rightarrow$$
 binary String str =  $a_{n-1}a_{n-2}\cdots a_0 \mapsto (\text{String})((\text{binary number})\overline{a_{n-1}a_{n-2}\cdots a_0} + 1) := -\text{str}$ 

Essentially, negation of a String of 2s complement equals to the sum of this String with all bits flipped and 1.

## **Definition 2.11** ( $f_{2s}$ for negative binary numbers).

The 2s complement representation of a **negative binary number** defined by (-, v) is defined by **negation** of  $f_{2s}((+, v))$ . Essentially,

$$\mathtt{str} = \overline{a_{n-1}a_{n-2}\cdots a_0} + 1$$

Together with the previous definition, for a n bit 2s complement representation, the domain of  $f_{2s}$  is  $[-2^{n-1}, 2^{n-1} - 1] \cap \mathbb{Z}$ .

Clearly, say, for 8-bit 2s complement representation,

- Largest value:  $011111111_{2s} = +127_{10}$
- Smallest value:  $10000000_{2s} = -128_{10}$
- **Zeros**:  $00000000_{2s} = +0_{10}$
- Range:  $-128_{10}$  to  $+127_{10}$ .

## Theorem 2.5 (Sign Bit of 2s Complement).

The leftmost position of string str, i,e,  $a_{n-1}$ , still represents the sign:

- 0 for +
- 1 for -

## Theorem 2.6 $(f_{2s}^{-1})$ .

 $f_{2s}^{-1}(str)$  is defined as follows:

$$\begin{split} f_{2\mathrm{s}}^{-1}(\mathtt{str}) &= f_{2\mathrm{s}}^{-1}(a_{n-1}a_{n-2}\cdots a_0) \\ &:= (-2^{n-1}\times a_{n-1}) + \sum_{i=0}^{n-2} a_i \times 2^i \end{split}$$

## 2.3 Generalising complement

**Definition 2.12** ((r-1)'s complement).

Let  $a_{n-1}a_{n-2}\cdots a_0$  be string representation of a number in radix r. The (r-1)'s complement is the string  $\overline{a_{n-1}a_{n-2}\cdots a_0}$  where  $\overline{a_i}=r-1-a_i$ .

The r's complement is just the (r-1)'s complement with 1 added to the least significant bit.

Theorem 2.7 (Complement on Fractions).

We can extend the operations of complement on fractions.

Theorem 2.8 (2s Complement Addition/Subtraction).

Algorithm for addition,  $A_{2s} + B_{2s}$ :

- Perform binary addition on the two (binary number) String.
- Ignore the carry out of the most significant bit(MSB).
- Check for overflow. Overflow occurs if
  - 1. the 'carry in' and 'carry out' of the MSB are different, or
  - 2. result is of opposite sign of  $A_{2s}$  and  $B_{2s}$ .

Algorithm for **subtraction**  $A_{2s} - B_{2s}$ :  $A_{2s} - B_{2s} = A_{2s} + (-B)_{2s}$ .

Theorem 2.9 (1s Complement Addition/Subtraction).

Algorithm for addition,  $A_{1s} + B_{1s}$ :

- Perform binary addition on the two (binary number) String.
- If there is a carry out of the MSB, add 1 to the result.
- Check for overflow. Overflow occurs if
  - 1. result is of opposite sign of  $A_{1s}$  and  $B_{1s}$ .

Algorithm for subtraction  $A_{1s} - B_{1s}$ :  $A_{1s} - B_{1s} = A_{1s} + (-B)_{1s}$ .

## 2.4 Excess-k Representation

Definition 2.13  $(f_{\text{excess}-k})$ .

Suppose a number N is defined by (s, v). Clearly, this number N equals  $\operatorname{sgn}(s) \times v$ . Its excess-k representation (k > 0) str is defined as

$$\mathtt{str} = f_{\mathrm{excess}-k}((s,v)) := f_{\mathrm{sm}}(N+k)$$

For a *n* bit excess-*k* complement representation, the domain is  $[-k, 2^n - k - 1] \cap \mathbb{Z}$ . Note:  $\mathbf{k}_{\text{excess}-k} = k_2$  numerically.

Definition 2.14 (Negation).

Negation of excess-k representation of is calculated as:

$$-\mathtt{str} := \mathtt{String}(2 \times k - \mathtt{(binary number)str})$$

Domain of the above negation operation is  $[-\min\{2^n-k-1,k\},\min\{2^n-k-1,k\}]$  if  $k<2^n$  and  $\varnothing$  otherwise.

There is no **sign bit** for excess-k representation.

Definition 2.15  $(f_{\text{excess}-k}^{-1})$ .

 $f_{\text{excess}-k}^{-1}$  is defined as follows:

$$f_{\mathrm{excess}-k}^{-1}(\mathtt{str}) = \mathtt{(binary number)str} - k$$

## 2.5 Floating Point Numbers

**Definition 2.16** (Fixed Point Numbers).

In fixed point representation, the binary point is assumed to be at fixed location. In general, the binary point may be assumed to be at any pre-fixed location.

Fixed point numbers have limited range. Floating point numbers allow us to represent very large or very small numbers.

**Definition 2.17** (Floating Point Numbers).

Floating point numbers consists of 3 parts: sign, mantissa and exponent.

- The base (radix) is assumed to be 2.
- Sign bit: 0 for positive, 1 for negative.
- Mantissa is usually in **normalised form**.

Clearly, the trade-off of floating point numbers is

- More bits in mantissa  $\rightarrow$  better precision
- More bits in exponent  $\rightarrow$  larger range of values


#### **Definition 2.18** (IEEE Standard 754).

IEEE Standard 754 has the following properties:

- Two types of formats
  - Normalised numbers
  - **Denormalised** numbers
- Special values
  - Negative zero
  - Infinities
  - Not-a-Number(NaN)
- Distribution of bits in mantissa and exponent: See table below

Parameter	Single	Double
No. of fraction bits	23	52
Maximum exponent	+127	+1023
Minimum exponent	-126	-1022
Exponent bias	+127	+1023
Exponent width in bits	8	11
Format width in bits	32	64

The IEEE Standard 754 admits the following format:



**Definition 2.19** (Normalised Number).

A normalised number, v, represented in IEEE 754 is

$$v = (-1)^{\text{sign}} \times 1.\text{fraction} \times 2^{\text{exponent}-bias}$$

Note: for normalised numbers, the integer part of the 8 bit fraction part is 1.

- Sign bit is 1 bit, followed by exponent and lastly mantissa
- Exponent must NOT be 0. It must be in  $[1, 2^e 2]$ , where e is the number of exponent bits.

All zero 0 or all one  $2^e - 1$  exponents are reserved for special values and are not used for normalised numbers

- Suppose the exponent bias is b, then the exponent is in excess-b representation of the true power.
- A normalised fraction part is in the interval [1, 2).

Definition 2.20 (Denormalised numbers).

**Denormalised numbers** are to represent really small (positive or negative) numbers as following:

$$v = (-1)^{\text{sign}} \times 0.\text{fraction} \times 2^{-\text{bias}s+1}$$

To identify a number as **denormalised**, exponent must be 0 and mantissa must be non-zero. The system will interpret the exponent to be 1 - bias instead of  $0_{\text{excess-bias}}$ .

Definition 2.21 (Special values).

• 0: exponent = 0 fraction = 0

•  $+\infty$ : exponent =  $2^e - 1$  fraction = 0

•  $-\infty$ : exponent =  $2^e - 1$  fraction = 0

• NaN: exponent =  $2^e - 1$  fraction  $\neq 0$ 

**Definition 2.22** (Comparison Rules).

Type	Sign	Exponent	Fraction
$+\infty$	0	<u>11···1</u>	$0\cdots 0$
		$\stackrel{\cdot}{e}$	$\dot{f}$
$-\infty$	1	$\underbrace{11\cdots 1}_{e}$	$\underbrace{0\cdots 0}_{t}$
NaN		<u>11···1</u>	non zero
0		$\underbrace{00\cdots0}^e$	$00\cdots 0$
		e	f
Denormalised Numbers		$\underbrace{0\cdots 0}_{e}$	non zero
Normalised Numbers		$\underbrace{[\underbrace{00\cdots 0}_{e-1}1,\underbrace{11\cdots 1}_{e-1}0]}$	$\underbrace{[\underbrace{00\cdots 0}_f,\underbrace{11\cdots 1}_f]}$

- Negative and positive zero compare equal
- Every NaN compares unequal to every value, including itself
- All values except NaN are strictly smaller than  $+\infty$  and strictly larger than  $-\infty$ .

**Definition 2.23** (Overflow, Underflow). In floating point representation, greater than the largest representable positive number or smaller than the smallest representable negative number results in **overflow**; greater than the largest representable negative number and smaller than the smallest representable positive number results in **underflow**.

#### Definition 2.24 (Rounding).

**Rounding** is defined as selecting a representable number as the result, from the two closest representable numbers.

Rounding destroys associativity of all operations on floating point numbers.

#### **Definition 2.25** (Guard Bit, Round Bit, Sticky Bit).

To enable rounding, IEEE 754 specifies that all arithmetic must be performed with 3 extra bits at the end of the last fraction bit, from the order of the most significant bit to the least:

- Guard bit
- Round bit
- Sticky bit, which equals to 1 if any bits to the right of it is 1



#### Theorem 2.10 (Rounding Modes).

There are four rounding modes:

• Round to nearest (default)

```
if (GUARD == 1) {
  if ((ROUND == 1) or (STICKY == 1)) {
    return Y as the mantissa answer
  } else { // Must be (ROUND == 0) and (STICKY == 0)
    // Invoke IEEE tie breaker
    if (LSB, i.e., bit 23 is 1) {
      return Y as the mantissa answer
    } else {
      return X as the mantissa answer
    }
}
else {
    return X as the mantissa answer
}
```

• Round towards 0

```
Always report X as the mantissa answer. (if less than 0, then this becomes X)
```

• Round towards  $+\infty$ 

```
if (result > 0) {
    report Y as the mantissa answer.
} else {
    report X as the mantissa answer.
}
```

• Round towards  $-\infty$ 

```
if (result < 0) {
    report Y as the mantissa answer.
} else {
    report X as the mantissa answer.
}</pre>
```

#### Definition 2.26 (Error).

Rounding yields a representable floating point number x' that is an approximation of the real number x.

```
Define absolute error = |x' - x|.
Define relative error = \frac{|x' - x|}{x} (assuming x \neq 0)
```

**Definition 2.27** (Machine Epsilon  $\varepsilon$ ).

Informally, machine epsilon  $\varepsilon$  is defined as 1 added to the LSB.

**Definition 2.28** (Unit in the Last Place(ulp)).

Given an IEEE floating point number x, say with an exponent E. The **unit in the last** place of x is defined as

$$\mathrm{ulp}(x) = \varepsilon \times 2^E$$

Round to nearest results in an absolute error that is less than  $\frac{1}{2}ulp(x)$ .

Theorem 2.11 (Floating Point Addition).

Given two decimal numbers in floating point notation:

- $\bullet \ X = 0.a_1 a_2 \cdots a_n \times 2^p$
- $\bullet \ Y = 0.b_1b_2\cdots b_n \times 2^q$

To perform X + Y,

- 1. align the decimal point by shifts such that two exponents are the same.
- 2. If p > q, then we need to adjust Y such that  $Y' = 0.\underbrace{00\cdots 0}_{p-q} b_1 b_2 \cdots b_n \times 2^p$ .

This is called **denormalisation shift**.

- 3. Addition is performed on fraction part of X and Y.
- 4. Normalise the result
- 5. Round the result

## 3 Boolean Algebra

**Definition 3.1** (Digital Circuit).

Digital circuit is circuit with two voltage levels, known as

- High, true, 1, asserted
- Low, false, 0, deasserted

Advantages of digital circuits over analog circuits include:

- More reliable (simpler circuits, less noise-prone)
- Specified accuracy (determinable)
- Abstraction can be applied using simple mathematical model Boolean Algebra
- Ease design, analysis and simplification of digital circuit Digital Logic Design

**Definition 3.2** (Type of Logic Blocks).

There are two types of logic blocks, known as

- 1. Combinatorial: no memory, output depends solely on the input
  - Gates
  - Decoders, multiplexers
  - Adders, multipliers
- 2. Sequential: with memory, output depends on both input and current states
  - Counters, registers
  - Memories

## 3.1 Boolean Algebra

Boolean algebra involves boolean values and connectives.

**Definition 3.3** (Boolean Values).

There are two **boolean values** in boolean algebra:

- True (1)
- False (0)

**Definition 3.4** (Connectives).

There are three **connectives** in boolean algebra, which maps given input boolean value(s) to a single output boolean value.

**Truth tables** defines a connective by providing a listing of every possible combination of inputs and its corresponding outputs.

Reminder: Inputs must list in ascending binary sequence.

The three connectives are:

• Conjunction (AND):  $A \cdot B$ 

A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

• Disjunction (OR): A + B

A	B	$A \cdot B$		
0	0	0		
0 1		1		
1	0	1		
1	1	1		

• Negation (NOT): A'

A	A'
0	1
1	0

Theorem 3.1 (Laws of Boolean Algebra).

• Identity laws

$$A + 0 = 0 + A = A$$
$$A \cdot 1 = 1 \cdot A = A$$

ullet Inverse/Complement laws

$$A + A' = 1$$
$$A \cdot A' = 0$$

• Commutative laws

$$A + B = B + A$$
$$A \cdot B = B \cdot A$$

• Associative laws

$$A + (B + C) = (A + B) + C$$
$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

• Distributive laws

$$A \cdot (B+C) = A \cdot B + A \cdot C$$
$$A + (B \cdot C) = (A+B) \cdot (A+C)$$

Theorem 3.2 (Precedence of Connectives).

The precedence from highest to lowest is

- NOT
- AND
- OR

Parenthesis can be used to overwrite precedence.

Theorem 3.3 (Duality).

If the AND/OR operators and identity elements 0/1 in a Boolean equation are interchanged, it remains valid.

Theorem 3.4 (Basic Theorems).

1. Idempotency

$$X + X = X$$
$$X \cdot X = X$$

2. Zero and One Elements

$$X + 1 = 1$$
$$X \cdot 0 = 0$$

3. Involution

$$(X')' = X$$

4. Absorption

$$X + X \cdot Y = X$$
$$X \cdot (X + Y) = X$$

5. Absorption (variant)

$$X + X' \cdot Y = X + Y$$
$$X \cdot (X' + Y) = X \cdot Y$$

17

#### 6. DeMorgan's

$$(X + Y)' = X' \cdot Y'$$
$$(X \cdot Y)' = X' + Y'$$

Demorgan's Theorem can be generalised to more than two variables.

#### 7. Consensus

$$X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X'Z$$
$$(X+Y) \cdot (X'+Z) \cdot (Y+Z) = (X+Y) \cdot (X'+Z)$$

**Definition 3.5** (Boolean Functions).

Boolean functions are functions which takes in boolean variable and outputs an expression of these boolean variable.

**Definition 3.6** (Complement of a Function).

Given a Boolean function F, the **complement** of F, denoted as F', is obtained by interchanging 1 with 0 in the function's output values.

#### 3.2 Standard Forms

There are two standard forms:

- Sum-of-Products
- Product-of-Sums

**Definition 3.7** (Literals).

A literal is a Boolean variable on its own or in its complemented form.

**Definition 3.8** (Product Term).

A **product term** is a single literal or a logical product(AND) of several literals.

**Definition 3.9** (Sum Term).

A sum term is a single literal or a logical sum(OR) of several literals.

**Definition 3.10** (Sum-of-product(SOP) expression).

**Sum-of-Products expression** is a product term or a logical sum(OR) of several product terms.

**Definition 3.11** (Product-of-Sums(POS) expression).

**Product of Sum expression** is a sum term or a logical product (AND) of several sum terms.

**Theorem 3.5.** Every Boolean expression can be expressed in SOP or POS.

**Definition 3.12** (Minterm).

A minterm of n variables is a **product term** that contains n literals from all the variables.

#### **Definition 3.13** (Maxterm).

A maxterm of n variables is a sum term that contains n literals from all the variables.

In general, with n variables, we have  $2^n$  minterms and  $2^n$  maxterms.

#### **Definition 3.14** (Ordering of Minterms).

Suppose there are n ordered variable  $(x_1, x_2, \ldots, x_n)$ . Minterms are numbered by a binary encoding of the **complementation pattern** of the ordered variables. The convention assigns the value 1 to the direct form  $x_i$  and 0 to its complemented form  $x_i'$ . The index of the minterm  $x_1 \cdot x_2 \cdot \cdots \cdot x_n$  is then  $(v_1v_2 \cdots v_n)_2$  where  $v_i$  is the value of variable  $x_i$ .

#### **Definition 3.15** (Indexing of Maxterms).

Suppose there are n ordered variable  $(x_1, x_2, \ldots, x_n)$ . Maxterms are numbered by a binary encoding of the **complementation pattern** of the ordered variables. The convention assigns the value 0 to the direct form  $x_i$  and 1 to its complemented form  $x_i'$ . The index of the maxterm  $x_1 + x_2 + \cdots + x_n$  is then  $(v_1v_2 \cdots v_n)_2$  where  $v_i$  is the value of variable  $x_i$ .

**Theorem 3.6.** Each minterm is the complement of the maxterm of the same index.

$$m_i' = M_i$$

#### **Definition 3.16** (Canonical Forms).

Canonical form refers to a unique form of representation. It can be shown that

- Sum-of-minterms is the canonical sum-of-product
- Product-of-maxterms is the canonical product-of-sum

#### **Theorem 3.7** (Defining Function from Sum-of-minterms).

A function F can be defined by the sum of minterms  $m_i$  for which  $F(m_i) = 1$ .

#### **Theorem 3.8** (Defining Function from Product-of-Maxterms).

A function F can be defined by the product of maxterms  $M_i$  for which  $F(M_i) = 0$ .

#### **Theorem 3.9** (Complementation of Function).

Complementation of functions can be easily done by complementation between sum-of-minterms and product-of-maxterms.

$$\left(\sum_{i \in I} m(i)\right)' = \prod_{i \in I} M(i)$$
$$\left(\prod_{i \in I} M(i)\right)' = \sum_{i \in I} m(i)$$

## 4 Logic Gates and Circuits

Name	Symbol	Truth Table
NOT Gate	A — A'	$egin{array}{ c c c c c c c c c c c c c c c c c c c$
AND Gate	A A · B	$\begin{array}{ c c c c c } \hline A & B & A \cdot B \\ \hline 0 & 0 & 0 \\ \hline 0 & 1 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 1 & 1 \\ \hline \end{array}$
OR Gate	A A+B	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
NAND Gate	A (A · B)'	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
NOR Gate	A(A + B)'	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
XOR Gate	A → B A ⊕ B	$\begin{array}{c ccccc} A & B & A \oplus B \\ \hline 0 & 0 & 0 \\ \hline 0 & 1 & 1 \\ \hline 1 & 0 & 1 \\ \hline 1 & 1 & 0 \\ \end{array}$
XNOR Gate	A	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

## 4.1 Logic Circuit

**Definition 4.1** (Fan-in).

Fan-in refers to the number of inputs of a gate.

Given a Boolean expression, we may implement it as a logic circuit.

#### 4.2 Universal Gates

{AND, OR, NOT} gates are sufficient for building any Boolean function. Thus the set {AND, OR, NOT} is called a *complete* set of logic.

However, other gates are also used for

- Usefulness
- Economical
- Self-sufficient

Furthermore, {NAND} gate is a complete set of logic; {NOR} gate is also a complete set of logic by duality.




Figure 4: Implementation of OR, AND, OR using NAND and NOR respectively

#### 4.2.1 SOP and NAND Circuits

An SOP expression can be easily implemented using

- 2-level AND-OR circuit
- 2-level NAND circuit

A 2-level AND-OR circuit can be converted to a 2-level NAND circuit by

- 1. Introduce 2 NOT gate after first level AND and before second level OR gates.
- 2. The first level AND have been converted to NAND gates; the second level negative-OR gate is equivalent to NAND gate.

#### 4.2.2 POS and NOR Circuits

A POS expression can be easily implemented using

- 2-level OR-AND circuit
- 2-level NOR circuit

A 2-level OR-AND circuit can be converted to a 2-level NOR circuit by

- 1. Introduce 2 NOT gate after first level OR and before second level AND gates.
- 2. The first level OR have been converted to NOR gates; the second level negative-AND gate is *equivalent* to NOR gate.

## 5 Kaunaugh Map

**Function simplification** leads to simpler expressions which uses fewer logic gates and makes circuits cheaper, less power consuming and faster.

There are three techniques in function simplification: Boolean Algebra, Karnaugh Maps and Quine-McCluskey.

## 5.1 Boolean Algebra

Algebraic simplification aims to minimise

- Number of literals, and
- Number of terms

### 5.2 Half Adder

**Definition 5.1** (Half Adder).


**Half adder** is a circuit that adds 2 single bits (X, Y) to produce a result of 2 bits (C, S).<sup>3</sup> The truth table for half adder is

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

In canonical form (sum-of-minterms):

- $\bullet$   $C = X \cdot Y$
- $\bullet \ S = X \cdot Y' + X' \cdot Y^{4}$

The half adder can be implemented as



 $<sup>{}^3</sup>C$  is known as the carry bit, where S is the sum bit.

<sup>&</sup>lt;sup>4</sup>In fact,  $S = X \oplus Y$ .

## 5.3 Karnaugh Maps


**Karnaugh Maps** is a systematic method to obtain simplified (minimal) sum-of-products(SOP) expressions. Its objective is to obtain *fewest* produc terms and literals.

Definition 5.2 (Kaunaugh Map).

Karnaugh Map is an abstract form of Venn diagram, organised as a matrix of squares, where

- Each square represents a minterm
- Two adjacent squares represent minterms that differ by exactly one literal

Layouts of Kaunaugh Maps from 2 variables to 6 variables are as following: Based on the



#### unifying theorem

$$A + A' = 1$$

In a K-map, each cell containing 1 corresponds to a minterm of a given function F. Each **valid grouping** of *adjacent cells* containing 1 then corresponds to a **simpler product term** of F.

#### **Definition 5.3** (Valid Grouping).

- A valid grouping admits a rectangular shape.
- A valid grouping must have size in **powers of two**: 1, 2, 4, 8, . . . .
- Grouping  $2^n$  adjacent cells eliminates n variables.

#### In simplification,

- 1. Group as many cells as possible, by considering **prime implicants**.
- 2. Select as few groups as possible to cover all the cells(minterms) of the function, by considering **essential prime implicants**.

If a function is not in sum-of-minterms form,

- Convert it into sum-of-products form
- Expand the SOP expression into sum-of-minterms expression.

#### **Definition 5.4** (Implicant).

**Implicant** is a product term that could be used to cover minterms of the function.

#### **Definition 5.5** (Prime Implicant).

**Prime implicant** is a product term obtained by combining the *maximum* possible number of minterms from adjacent squares in the map.

#### **Definition 5.6** (Essential Prime Implicant).

Essential Prime Implicant is a prime implicant that includes at least one minterm that is not covered by any other prime implicant.

**Theorem 5.1** (Algorithm for minimal SOP Expression).

- Circle all prime implicants on the K-map.
- Identify and select all essential prime implicants for the cover.
- Select a minimum subset of the remaining prime implicants to complete the cover.

#### **Theorem 5.2** (Algorithm for simplified POS Expression).

- Group maxterms of F, equivalently minterms of F', identified as 9 entry in K-map of F. This gives the SOP of F'.
- The simplified POS expression of F, use DeMorgan's law.

#### **Definition 5.7** (Don't care conditions).

Outputs that can be either 1 or 0 are called **don't care conditions**, denoted by X. The set of don't care minterms are denoted as  $\sum d$ .

Don't care conditions can be used to help simplify Boolean expression further in K-maps.

## 6 Combinatorial Circuits

In combinatorial circuit, each output depends entirely on the immediate(present) input.


## 6.1 Gate Level Design

**Theorem 6.1** (Gate Level Design Procedure). 1. State problems

- 2. Determine and label the inputs and outputs of circuit
- 3. Draw the truth table
- 4. Obtain simplified Boolean functions.
- 5. Draw logic diagram.

#### 6.1.1 Full Adder


**Full adder** adds three bits X, Y, Z, which includes the carry, and output a sum bit S and carry bit C. Truth table: Simplified formulae:



X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$C = X \cdot Y + (X \oplus Y) \cdot Z$$
$$S = X \oplus (Y \oplus Z)$$


Full Adder can be made from half adders.



## 6.2 Code Converters

**Definition 6.1** (Code Converters).

Code converter takes an input code and translates to its equivalent output code.



#### **Definition 6.2** (Binary Code Decimal).

Binary code decimal is a representation system for coding a number in which each digit of a decimal number is represented individually by its binary equivalent.

Decimal digit	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

## **Definition 6.3** ( $f_{BCD}$ ).

Let  $(a_0a_1 \dots a_{n-1})_10$  be a decimal number. Its Binary Code Decimal is given by

$$f_{\text{BCD}}(a_0 a_1 \dots a_{n-1}) = s_{0,1} s_{0,2} s_{0,3} s_{0,4} \dots s_{n-1,4}$$

where  $s_{i,1}s_{i,2}s_{i,3}s_{i,4}$  is the BCD of decimal  $a_i$  defined from the truth table.


As a result, the length of binary code decimal is always in multiple of 4.

## 6.3 Block Level Design


Block level design method relies on algorithms or formulae of the circuit, which are obtained by decomposing the main problem to sub-problems recursively.

#### **6.3.1 4-bit** adder

Consider a circuit to add two 4-bit unsigned numbers together and a carry-in, to produced a 5-bit result. With the idea that  $C_{i+1}S_i = X_i + Y_i + C_i$ , which is the same function of full



adder, 4-bit adder is implemented by cascading 4 full adders via their carries. The above is



called **parallel adder**, as inputs are presented in parallel.

#### 6.3.2 BCD-to-Excess-3 Converter

Excess-3 code can be converted from BCD code using truth table. Therefore, gate-level design can be used since there are only 4 inputs.

However, alternative design is also possible, by identifying

Excess-3 code = BCD Code + 
$$0011_2$$

	BCD			Excess-3				
	Α	В	С	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	X	X	X	X
11	1	0	1	1	X	X	X	X
12	1	1	0	0	X	X	X	X
13	1	1	0	1	X	X	Χ	Χ
14	1	1	1	0	X	X	X	X
15	1	1	1	1	X	X	X	X





Figure 5: BCD-to-Excess-3 Code Converter

### 6.3.3 16-bit Parallel Adder

Larger parallel adders can be built from smaller ones.

A 16-bit parallel adder can be contructed from four 4-bit parallel adders:




#### 6.3.4 4-bit Adder cum Subtractor

**4-bit Adder cum Subtractor** is a circuit that can perform both addition and subtraction, using a parallel adder with a control signal. Recall

$$X - Y = X + (-Y)$$
  
=  $X + 2$ s complement of  $Y$   
=  $X + 1$ s complement of  $Y + 1$ 

Therefore, XOR gates are used to flip bits<sup>5</sup> and control signal S is connected to input carry-in.



<sup>&</sup>lt;sup>5</sup>Note x XOR 0 = x, and x XOR 1 = x'


When S=1, it is subtracts by adding X with Y' and S=1, and when S=0, it adds by adding X with Y with S=0.

#### 6.3.5 Magnitude Comparator


**Magnitude comparator** compares 2 values A and B, to output either A > B, A = B or A < B.

The key idea is that  $X \cdot Y'$  outputs 1 when X > Y and 0 otherwise. Therefore, X = Y if and only if  $(X \cdot Y')$  NOR  $(X' \cdot Y) = X \cdot Y + X' \cdot Y' = 1$ .

We first build a 4-bit magnitude comparator using the above logic. Let  $A = A_3 A_2 A_1 A_0$ ,  $B = B_3 B_2 B_1 B_0$ . Denote  $x_i = A_i \cdot B_i + A'_i \cdot B'_i$ . This generates the block diagram of 4-bit



magnitude comparator



### 6.4 Circuit Delays

#### **Definition 6.4** (Circuit Delay).

Given a logic gate with delay t. If inputs are stable at times  $t_1, \ldots, t_n$ , then the earliest time in which the output will be stable is

$$\max(t_1,\ldots,t_n)+t$$

Suppose a full adder has delay  $t_1, t_2$  for X, Y and  $t_3$  for carry in, S will have delay

$$S_{\text{delay}} = \max\{\max\{t_1 + t_2\} + t, t_3\} + t$$

C will have delay


$$C_{\text{delay}} = \max\{\max\{t_1, t_2\} + t, t_3\} + 2t$$

According to the above, a n-bit ripple-carry parallel adder will experience the following delay<sup>6</sup>

$$S_n = 2nt$$
$$C_{n+1} = (2n+1)t$$

Therefore, propagation delay of ripple-carry parallel adders is proportional to the number of bits it handles.

#### 6.4.1 Carry Look-ahead Adder



Consider the full adder, define intermediate signals  $P_i$ ,  $G_i$  as follows

$$P_i = X_i \oplus Y_i$$
 
$$G_i = X_i \cdot Y_i$$

Therefore, the output  $S_i$ ,  $C_{i+1}$  can be given in terms of  $C_i$ ,  $P_i$ ,  $G_i$ :

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i \cdot C_i \quad (\#)$$

 $<sup>^6</sup>n$  is of index 1.

We can regard,  $G_i$  as the **carry generate** signal, since  $G_i = 1$  suggests both  $X_i$  and  $Y_i$  is 1, which definitely *generates* a carry  $C_{i+1} = 1$ .

Also,  $P_i$  can be regarded as the **carry propagate** signal, as  $P_i = 1$  suggests exactly  $X_i = 1$  or  $Y_i = 1$  but not both. Therefore,  $C_{i+1} = 1$  if  $C_i = 1$  and  $P_i = 1$ , which suggests that the status of carry in  $C_i$  is *propagated* to carry out  $C_{i+1}$ .

For the 4-bit ripple carry adder, the equation for  $C_{i+k}$ , k = 1, ..., 4 is only dependent on  $G_j$ ,  $P_j$ ,  $C_j$ ,  $1 \le j < i + k$ , according to the recursively relation (#). By expanding the recursive relation into an iterative expression we have

$$C_{i+k} = \prod_{j=0}^{k-1} P_j \cdot C_i + \sum_{j=0}^{k-1} G_{i+j} \prod_{l=j+1}^{k-1} P_{i+l}$$

which is a two level sum of product expressions in terms of G, P, C.




Figure 6:  $X_i, Y_i$  are preprocessed outside the block. Block inputs P, G only and outputs C only.

The generation of P, G of each bit takes time t from XOR and AND gate; generation of each carry  $C_{i+k}$  takes time 2t from the sum of product expression; generation of sum signals  $S_{i+k}$  of each bit takes time t from  $P_{i+k}, C_{i+k-1}$ . Therefore, the whole process takes time 4t.

Larger block carry look-ahead adder can be built from 4-bit carry look-ahead adder. Two additional output is needed: block carry generate and block carry propagate.


Let  $P_0, P_1, P_2, P_3$  be the 4 carry propagate bits of the 4-bit carry look-ahead adder. Let  $G_0, G_1, G_2, G_3$  be the 4 carry generate bits of the 4-bit carry look-ahead adder. Then the **block** carry propagate and generate bits,  $P^*$  and  $G^*$ , respectively are defined as

$$P^* = P_0 \cdot P_1 \cdot P_2 \cdot P_3$$
 
$$G^* = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3$$

It is easy to see that the carry out bit of block 4-bit carry look-ahead adder is

$$C_3 = G^* + P^* \cdot C_{-1}$$

where  $C_{-1}$  is the carry in to the 4-bit block. The sequence of availability of output is that



- Time 0:  $P_0 \sim P_{15}, G_0 \sim G_{15}, C_{-1}$ .
- Time 1:  $C_0 \sim C_2$ , all  $P^*, G^*$  between level 1 and level 2.
- Time 3: Rest  $C_4 \sim C_{14}$ .

 $<sup>{}^{7}</sup>C_{4}$  is dependent on  $C_{3}$ , which is dependent on  $P^{*}andG^{*}$ , which is dependent on P,G.

## 7 More Building Blocks

#### 7.1 Decoder

**Definition 7.1** (Decoder).

A **decoder** converts binary information from n input lines to  $2^n$  output lines.

#### 7.1.1 Truth table

The truth table for  $2^n$  output, when input is enumerated in increasing sequence, is diagonal. The column of output is arranged according to the increasing order of minterm of the function.

#### Theorem 7.1 (Building functions using decoder).

Any boolean function with n input with m output can be built using a  $n:2^n$  decoder, which generates the minterms, and m OR gates to form the sum.

Decoders often come with an **enable control** signal, so that the device is only activated when the enable E = 1.

In most MSI decoders, enable signal is zero-enable, usually denoted by E'. The decoder is




Figure 7: Implementation of 2:4 Encoder with **one-enable** control E=1 enabled when signal E is low.

#### 7.1.2 Larger Decoder

Larger decoders can be constructed, with one inverter from smaller ones by treating E as the most significant bit which selects the smaller decoders.

### 7.1.3 Implementing functions

We may implement the functions using a decoder in several ways. Suppose a function is specified as  $f(A, B, C) = \sum m(0, 1, 4, 6, 7) = \prod M(2, 3, 5)$ , we may implement it

 $\bullet$  using a decoder with active high outputs<sup>8</sup> with a OR gate on minterms:

$$f = m_0 + m_1 + m_4 + m_6 + m_7$$

• using a decoder with active low outputs<sup>9</sup> with a NAND gate on minterms:

$$f = (m_1' \cdot m_2' \cdot m_4' \cdot m_6' \cdot m_7')'$$

• Using a decoder with active high outputs with a NOR gate on maxterms:

$$f = (m_2 + m_3 + m_5)'$$


• Using a decoder with active low outputs with a AND gate on maxterms:

$$f = m_2' \cdot m_3' \cdot m_5'$$

#### 7.2 Encoders

#### **Definition 7.2** (Encoder).

Given  $2^n$  input lines, of which exactly 1 is high, the **encoder** provides a n bit code that corresponds to that input line.



#### 7.2.1 Truth Table

For the truth table of an encoder, when exactly 1 out of  $2^n$  inputs is high, say  $F_i$ , the output  $D_nD_{n-1}\cdots D_1D_0$  is the binary string  $i_2$ ; if more than 1 input are high, the output becomes don't care.

<sup>&</sup>lt;sup>8</sup>Given any input, only one of the output will be 1 and rest 0

<sup>&</sup>lt;sup>9</sup>Given any input, only one of the output will be 0 and rest 1

$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$	$\mathbf{D_1}$	$\mathbf{D}_0$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1
0	0	0	0	X	X
0	0	1	1	X	X
0	1	0	1	X	X
0	1	1	0	X	X
0	1	1	1	X	X
1	0	0	1	X	X
1	0	1	0	X	X
1	0	1	1	X	X
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
1	1	1	1	X	X

Figure 8:  $D_0 = F_1 + F_3$ ,  $D_1 = F_2 + F_3$ 

The implementation of a specified output is the sum of inputs whose specified output are high, given the benefits of don't cares.

Therefore, encoders can be designed using OR gate.

## 7.2.2 Priority Encoder

In priority encoder, each of the inputs is assigned a **priority**.

The **most** significant bit of the input has the **highest** priority while the least significant bit has the lowest priority.

If two input lines goes high, only the *higher* priority one will be considered as high. This generates a truth table with don't cares in inputs.

$\mathbf{F_3}$	$\mathbf{F_2}$	$\mathbf{F_1}$	$\mathbf{F_0}$	$\mathbf{D_1}$	$\mathbf{D}_0$
1	X	X	X	1	1
0	1	X	X	1	0
0	0	1	X	0	1
0	0	0	X	0	0


Figure 9: Truth table of priority encoder

## 7.3 Demultiplexers

**Definition 7.3** (Demultiplexers).

Given an input line and a set of n selection lines, a **demultiplexer** directs data from the input to *one* selected output line out of  $2^n$ .

Suppose the selection lines admits a  $N = (S_{n-1} \dots S_0)_2$  binary number, the output line  $Y_N$  will correspondingly be selected such that  $Y_N = D$ , the input.



### 7.3.1 Truth Table

The truth table for outputs from demultiplexers of n selection lines, when the selection lines is enumerated in increasing sequence, is diagonal D, where D is the input.


There is similarity of truth table between demultiplexers and decoders. In fact, a demultiplexer of n selection line can be implemented using a  $n:2^n$  decoder with selection lines connected to the input of decoders and data input connected to the enable bit.

$S_1$	$S_{o}$	$\mathbf{Y}_{0}$	$\mathbf{Y}_{1}$	$\mathbf{Y}_{2}$	$\mathbf{Y}_3$
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
_1	1	0	0	0	D

# 7.4 Multiplexers

**Definition 7.4** (Multiplexers).


A multiplexer is a device with has  $2^n$  input lines, n selection lines and 1 output line. It steers one of  $2^n$  inputs to a single output line.



### 7.4.1 Truth Table

The output Y equals to  $I_i$ , the *i*th input, where binary representation of *i* equals to the binary string given by selection lines  $S_{n-1} \dots S_0$ .

Therefore, a  $2^n$ : 1 multiplexer can be made from connecting selection lines to an n:  $2^n$  decoder and adding the  $2^n$  output to the  $2^n$  input lines, each with AND gate, and OR the  $2^n$  processed input. It is also common to see enable bit in multiplexers.



#### 7.4.2 Larger Multiplexers

Larger multiplexers can be constructed from smaller ones, by seperating selection lines into multiple hierarchies of multiplexers.

### 7.4.3 Implementing functions

Just like decoder, Boolean functions can be implemented using multiplexers. Specifically, a  $2^n$ : 1 multiplexer can implement a Boolean function of n input variables, as follows:

- Express in sum-of-minterms form.
- $\bullet$  Connect *n* variables to the *n* selection lines.
- Put a 1 on data input if it is a minterm of the function or 0 otherwise.


A Boolean function of n input variables can be implemented by a smaller  $2^{n-1}:1$  multiplexer.

- Express Boolean function in sum-of-minterms form
- Reserve one variable for input lines and use the rest for selection lines.
- se a truth table and deduce multiplexer input by comparing the reserved variable and the function value for corresponding selection line values. It may take 1, 0, V, V', one of the four possibilities.

## 7.5 Carry-select Adders

Carry-Select Adders reduce waiting time of the carry chain by divide-and-conquer using multiplexers.

To add two *n*-bit numbers A and B to produce the result C, split A, B, C into two equal halves:  $A_H A_L, B_H, B_L, C_H, C_L$ .<sup>10</sup> The idea is that the addition of  $A_L + B_L$  will either has a



carry or not, so it computes the two scenarios for  $A_H + B_H + c$  along with  $A_L + B_L$ , and the carry out c from  $A_L + B_L$  will select the final carry out and  $C_H$ .

### 7.6 Shifters

Shifting is a common operation, as left shift by 1 bit is equivalent to multiplying by 2, and right shift by 1 bit is equivalent to dividing by 2, for positive numbers.

### 7.6.1 Arithmetic Shift


In arithmetic left shift, 0 is used to fil in the LSB.

In arithmetic right shift, the original MSB is duplicated at MSB; for 2's complement, only the part other than the sign bit is shifted.

 $<sup>^{10}</sup>H$  stands for high, L stands for low.

## 7.6.2 Barrel Shifters

Barrel Shifters perform fast shifting in  $O(\log n)$  time by always shifting in the power of 2. The fast shifting is implemented using multiplexers. At each shifting stage, the selection



line  $S_k$ , calculated from the amount of total shifts, we decide whether to shift by  $2^k$  bits or remain unchanged.

<sup>&</sup>lt;sup>11</sup>Shifting by 11 is performed by shifting 8+2+1, a total of 3 times.

# 8 Sequential Logic

There are two types of sequential circuits:

- Synchronous: outputs change only at specific time
- Asynchronous: outputs change at any time

**Definition 8.1** (Finite State Machines).

Finite State Machines are built with combinatorial logic and memory, which stores the state

Next state depends on current state and inputs.


## 8.1 S-R Latch

S-R latch consists of two **inputs** S and R, stands for SET and RESET respectively. It has two **complementary output** Q and Q'.  $Q=1 \Leftrightarrow$  latch is in SET state;  $Q=0 \Leftrightarrow$  latch is in RESET state.

#### 8.1.1 Characteristic Table


S	R	Q	Q'	
0	0	NC	NC	No change to present state
1	0	1	0	Latch SET
0	1	0	1	Latch RESET
1	1	0	0	Invalid Condition

From this table, we have  $Q(t+1) = S + R' \cdot Q(t)$ , with restriction  $S \cdot R = 0$ . The implementation of S - R latch is as follows A S - R latch is gated if it has an enable



input (EN). Its output will change only when EN is high. Its implementation becomes  $^{12}$ 

 $<sup>^{12}\</sup>mathrm{Note}$  the position of S and R relative to Q



### 8.2 Gated D Latch

If D := S and R := S' = D', a gated S - R latch becomes a gated D latch. D latch eliminates the invalid state by admitting the following characteristic table Hence,

EN	D	Q(t+1)	
1	0	0	RESET
1	1	1	SET
0	X	Q(t)	No change


when EN = 1, Q follows D input in a sense Q(t+1) = D, and when EN = 0, Q(t+1) = Q(t).

# 8.3 Flip-flops

**Definition 8.2** (Flip-flops).

Flip-flops are synchronous bistable devices. Output changes state at a specified point on a triggering input called the **clock**.

Flip-flops change state eigher at the positive edge or at the negative edge of the clock signal. Flip-flop family has S - R flip-flop, D flip-flop and J - K fllip-flop.



# 8.4 S-R flip-flop

S-R flip-flop has the only difference from the S-R latch in that its output changes only on the triggering edge of the clock pulse.

Its characteristic table is

S	R	CLK	Q(t+1)	
0	0	X	Q(t)	No change
0	1	<b>↑</b>	0	RESET
1	0	<b>↑</b>	1	SET
1	1	<b>↑</b>	?	Invalid

## 8.5 D flip-flop

D flip-flop has single input D and is similar to gated D latch. Its characteristic table is D


	D	CLK	Q(t+1)	
ĺ	1	<b>↑</b>	1	SET
Ì	0	<b>↑</b>	0	RESET

flip-flop is useful in parallel data transfer.

## 8.6 J-K flip-flop

J-K flip-flop is an enhancement of S-R flip-flop (J:=S,K:=R) by replacing the invalid state (S=1,R=1) by a **toggle** state, at which Q(t+1)=Q(t)'.

J-K flip-flop is achieved by feeding Q and Q' to the pulse steering NAND gates.



It admits the following characteristic table:

J	K	CLK	Q(t+1)	
0	0	<b>↑</b>	Q(t)	No change
0	1	<b>↑</b>	0	RESET
1	0	<b>↑</b>	1	SET
1	1	<b>†</b>	Q(t)'	Toggle

From the table, we have  $Q(t+1) = J \cdot Q(t)' + K' \cdot Q$ .

# 8.7 Pulse Detection Unit

The delay in the NOT gate is used for positive and negative edge detection:





Figure 11: Negative Edge Detection

Figure 10: Positive Edge Detection

# 8.8 T flip-flop

T flip-flop is the single input version of the J-K flop-flop, formed by J:=T and K:=T. When T=0, there is no change on Q; when T=1, Q toggles.



It admits the following characteristic table: From the table, we have  $Q(t+1) = T \cdot Q(t)' + Q$ 

T	CLK	Q(t+1)	
0	<b>†</b>	Q(t)	No change
1	<b>†</b>	Q(t)'	Toggle

 $T' \cdot Q(t)$ .


## 8.8.1 Frequency Divider

Frequency divider can be implemented using a T flip-flop with T set to 1. Therefore, the output Q will toggle on every rising edge of CLK, effectively making the output half the frequency of the clock.



#### 8.8.2 4 bit countdown counter

The 4 bit countdown counter ABCD which starts from 1111, can be implemented as follows:



## 8.9 Asynchronous Inputs

S-R, D and J-K inputs are **synchronous inputs**, as data on these inputs are transferred to the flip-flop's output only on the *triggered* edge of the clock pulse.

On the other hand, **asynchronous** inputs affect the state of the flip-flop *indepedent* of the clock. Typical asynchronous inputs are **preset**(PRE) and **clear**(CLR).

- When PRE = 1, Q is immediately set to 1.
- When CLR = 1, Q is immediately cleared to o.

Therefore, flip-flop in normal operation mode when both PRE and CLR are low. In a sense, PRE and CLR overrides Q.




Figure 12: A J-K flop-flop with active low PRESET and CLEAR asynchronous inputs

## 8.10 Design Methodology for Sequential Logic

We illustrate the design procedures in the design of 3 bit counter.

Step 1 Formulate the problem as a truth table.

A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

Step 2 Assign one flip-flop for each of the **current** state bits X(t). Here we use 3 J - K flip-flop for A, B, C.


Step 3 Draw truth table for flip-flop inputs. Note any output will be dependent on **all** the input.

A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)	$J_A$	$K_A$
0	0	0	0	0	1	0	X
0	0	1	0	1	0	0	X
0	1	0	0	1	1	0	X
0	1	1	1	0	0	1	X
1	0	0	1	0	1	X	0
1	0	1	1	1	0	X	0
1	1	0	1	1	1	X	0
1	1	1	0	0	0	X	1

Step 4 Using K map, generate minimum SOP for all inputs in the assigned flip-flops.


$$J_A = BC$$
$$K_A = BC$$

Step 5 Implement in circuit




# 8.11 Metastability

In reality, nothing is instantaneous. Data will have a **setup time**  $t_s$  and a **hold time**  $t_h$  to observe, while **clock-to-ouput time**  $t_{co}$ , which is the propagation delay, is associated with the clock and output.



**Metastability** is introduced if setup and hold times are violated, as flip-flop may oscillate in an indeterminate state between 0 and 1. Although metastability cannot be absolutely avoided in practice, two way to resolve it can be

- Make sure clock period is long enough.
- Use flip-flop chain Probability of metastability gets closer and closer to zero as number




of flip-flops connected in series increase.

## 8.12 Memory Hierarchy

 $\bf Memory$  stores programs and data.

We define

- 1 byte = 8 bits
- 1 KB =  $2^{10}$  bytes
- 1 MB =  $2^{20}$  bytes
- 1 GB =  $2^{30}$  bytes
- 1 TB =  $2^{40}$  bytes



# 9 Understanding Performance

## 9.1 Defining Performance

To improve performance, we are interested to minimise

• Response time/**Execution time**: the time between the start and the completion of a task.

Execution time is *inversely* related to the performance.

$$performance = \frac{1}{execution time}$$

• Throughput – Total amount of work done in a given time Decreasing response time always improves throughput.

Remark: elapsed time do not equal execution time.

- CPU execution time(CPU time) is the time CPU spends working on a task
- CPU execution time does *not* include time (1) waiting for I/O or (2) running other programmes.

### 9.2 CPU Execution Time

**Definition 9.1** (CPU Execution Time).

CPU execution time for a program is given by

CPU execution time = # of CPU clock cycle × clock cycle time (s)
$$= \frac{\text{# of CPU clock cycle}}{\text{clock rate (Hz)}}$$


Therefore, there are 2 ways to improve performance, by either

- 1. Reducing the length of the clock cycle, or
- 2. Reducing the # of clock cycles required for a program

**Definition 9.2** (Clock Rate).

Clock rate is the inverse of clock cycle time.

$$Clock rate(CR) = \frac{1}{Clock Cycle Time(CC)}$$



## 9.3 Clock Cycles per Instruction

Different instructions take different amount of time to execute. On average, we have

# of CPU cycles = # of Instructions  $\times$  Average Clock Cycles per Instruction(CPI)

where Clock Cycles per Instruction is defined as:

Definition 9.3 (Clock Cycle per Instruction).

Clock cycles per instruction is the average number of clock cycles each instruction takes to execute.

This allows the measurement of clock cycles per instruction for different instruction class. Overall, we can calculate **effective CPI** defined as below.

## **Definition 9.4** (Effective CPI).

Overall effective CPI is calculated by a weighted average of clock cycle per instruction among all classes of instructions.

Overall effective 
$$\text{CPI} = \sum_{i \in I} \text{CPI}_i \times \text{IC}_i$$

where IC stands for the **percentage** of instruction count, serving as the weight.

# 9.4 CPU performance

**Definition 9.5** (Performance Equation).

The performance equation of CPU is

$$CPU time = instruction count(IC) \times CPI \times clock cycle = \frac{IC \times CPI}{clock \ rate}$$

This equation gives us a way to calculate average CPI.

There are multiple factors affecting CPU performance.

	Instruction Count	CPI	Clock Cycle
Algorithm	*	*	
Programming language	*	*	
Compiler	*	*	
ISA	*	*	*
Processor Organisation		*	*
Technology			*

## 10 MIPS

## 10.1 Basic Concepts


## 10.1.1 Program Translation

- Programs are written in high level programming languages like C, such as the arithemetic sum operation A+B.
- Compiler translates this into assembly language statement: add A, B.
- Finally, **Assembler** translates this statement into machine language instructions that processors can execute: 1000110010100000.

### 10.1.2 Instruction Execution Cycle

CPU follows the following instruction execution cycle: **fetch**, **decode**, **execute**.

- Fetch: fetch next instruction, using Program Counter, from memory to IR.
- Decode: decode the instruction
- Execute: execute instruction



### 10.1.3 Instruction Set Architecture(ISA)

**Definition 10.1** (Instruction Set Architecture).

**Instruction Set Architecture** is an abstraction on the interface between the *hardware* and the *low-level software*.

Practically,

- Low-level software will be translated to the instruction set;
- Hardware is responsible for implementing the instruction set.

Instruction Set Architecture is determined by

• Organisation of programmable stroage

- Data types and data structures; encoding and representations
- Instruction formats
- Instruction(opcode) set
- Modes of addressing and accessing data items and instructions
- Exceptional conditions

However, regardless of ISA, the instruction execution cycle "fetch, decode, execute" is always adhered.

**Definition 10.2** (Instruction Set).

**Instruction set** is the language of, and specified to the machine.

Instruction set is more premitive than high-level languages and has more restrictive instruction.

From now on, MIPS instruction set is th focus.

### 10.1.4 Assembly Language

**Definition 10.3** (Machine Code).

Machine code is instruction represented in binary.

**Definition 10.4** (Assembly Language).

**Assembly language** is the symbolic version of machine code, which can be translated to the latter by *assembler*.

Another advantage of assembly language over machine code is that assembly language can provide pseudo-instructions. <sup>13</sup>

### 10.1.5 CISC vs RISC

CISC stands for complex instruction set computer, e.g. x86.

- Single Instruction performs complex operation
- Advantage: smaller program size which saves memory
- Disadvantage: complex implementation, no room for hardware optimisation

RISC, in contrast, stands for reduced instruction set computer, e.g., MIPS.

- Keep the instruction set small and simple
- Advantage: easier to build/optimise hardware
- **Disadvantage**: burden on software to combine simpler operations to implement high-level language statements.

<sup>&</sup>lt;sup>13</sup>When considering performance, only *real* instructions are counted.

## 10.2 Data Storage

## 10.2.1 Memory Organisation

- The main memory can be viewed as a large, single-dimension array of memory locations.
- Each location of the memory has an **address**, which is an **index** into the array.
- The number of bits in every location/address is specified by **data bus**.
- The length of memory is specified by the number of bits of address bus. A n-bit address bus supports  $2^n$  addresses.
- There are two ways of addressing, namely byte addressing and word addressing.

**Definition 10.5** (Byte addressing).

Byte addressing means the index points to *one* byte of memory.

In contrast, word addressing utilises the concepts of word.

**Definition 10.6** (Word, word addressing).

word is a unit of transfer between processor and memory.

Word addressing is implemented by addressing memory with byte addresses in the multiple of the size of the word.

Suppose the memory has a 8-bit data bus and n-bit address bus, and uses 4-byte word addressing. There will be  $2^{n-2}$  words addressable in total, with byte address  $0, 4, 8, \ldots$ 

**Theorem 10.1.** Words are aligned in memory, in a sense the last  $\log_2 m$  bits of the memory address is the same for m-byte word addressing with 8-bit data bus.

### 10.2.2 Registers

**Definition 10.7** (Registers).

Registers are fast memories in the processor.

- Data are transferred from memory to registers for *faster* processing.
- Compiler will associate variables in program with registers.
- Registers have no type, unlike variables.
- Modern architectures predominantly use the **load-store** register architecture.
- Register is limited in numbers.

In MIPS assembly language, there are 32 registers, referred to by a number ( $\$0 \sim \$31$ ) or a name(e.g. \$a0).<sup>14</sup>

<sup>&</sup>lt;sup>14</sup>\$at(register 1) is reserved for the assembler; \$k0-\$k1 are reserved for the operation system.

Name	Register Number	Usage
\$zero	0	Constant value 0
\$at	1	Assembler temporary
\$v0-\$v1	2-3	Values for results and expression evalu-
		ation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Program Variables
\$t8-\$t9	24-25	More temporaries
\$k0-\$k1	26-27	Kernel
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address

Table 1: MIPS registers

Different instruction set architecture may use different number of registers in the same operations.

## 10.3 Memory Addressing Mode

## 10.3.1 Memory Locations and Addresses

As mentioned above,

- Memory is viewed as a large one-dimensional array of bits.
- Group of *n* bits to store or retrieve in a single operation to/from the memory is a word.
- A word is usually a multiple of bytes and typically 2,4 or 8 bytes.
- Memory is addressed to access a **single word** or a byte using a distinct **address**.
- Given k-bit address, the address space is of size  $2^k$ ,

In word addressing, there are two conventions in storing data, namely **big=endian** and **little-endian**.

- **Big-endian**: most significant byte stored in lowest address.
- Small-endian: least significant byte stored in lowest address.

In word addressing, a word is **aligned** in memory if it begins at a byte address that is a multiple of the number of bytes in a word.

### 10.3.2 Memory operations

There are two major memory operations, namely load and write.

- Load(Read): Transfers the contents of a specific memory location to the processor.
  - 1. The precessor sends address to the memory;
  - 2. Memory reads data at that address;
  - 3. Memory send data to the processor
- Store(Write): Data from the processor is written at a specified memory location. Process sends address and data to the memory.

The read/write from/to memory is controlled by **Control lines**, interfaced between processor and memory.

## 10.3.3 Addressing Modes

There are multiple addressing modes, 4 out of which are used more often.

**Definition 10.8** (Register(direct) Mode).

Register Mode has the following machine code format:

where op stands for opcode, rs, rt, rd stands for source, target and destination registers respectively.

One register mode example code is

The above command add adds numbers in \$rs and \$rt and store the result in \$rd.

**Definition 10.9** (Immediate Mode).

Immediate mode has the following machine code format:

where immed is a constant.

One immediate mode example code is

The above command addi adds number in \$rs with immed and store the result in \$rt.

**Definition 10.10** (Displacement Mode).

Displacement mode has the following machine code format

One displacement mode example code is

The above command lw loads a word from the address obtained by the sum of address in \$rs and immed, to \$rt.

### **Definition 10.11** (PC-relative mode).

Program-counter(PC) relative mode has the following machine code format

One PC-relative mode example code is

The above command beq branches to the memory address which is immed amount away from the memory address in Program Counter, if the value in \$rs equals value in \$rt.

## 10.4 Operations in the Instruction Set

There are many standard operations for each instruction set, inleuding

- Data movement
  - load (from memory)
  - store (to memory)
  - memory-to-memory move
  - register-to-register move
  - input (from I/O device)
  - output (to I/O device)
  - push, pop (to/from stack)
- Arithmetic: (integer or floating point) add, substract, multiply divide
- Shift: shift (left/right), rotate (left/right)
- Logical: not, and, or, set, clear
- Control flow: Jump(unconditional), Branch(conditional)
- Subroutine Linkage: call, return
- Interrupt: trap, return
- Synchronisation: test, set
- String: search, move, compare
- Graphics: pixel and vertex operations

In these operations, load, conditional branch, compare and store are the four most executed instructions. By Amdahl's law, these instructions should be made fast.

There are two addressing modes for control-flow instructions:

- 1. **PC-relative**: destination address = displacement + value in Program Counter A consequence is that code can run independently of where in memory it is loaded, so it has position independence.
- 2. **Register Indirect Jump**: A register is specified, which will contain the target address Note: value in the specified register is usually not known at compile time, but is computed at run time

### 10.5 Instruction Formats

### 10.5.1 Instruction Length

The instruction can have either *variable* or *fixed* length. MIPS adopts **fixed-length** instructions of length 4 bytes.

#### 10.5.2 Instruction Field

An instruction consists of **opcode** and a certain number (possibly zero) of **operands**. Each instruction has a *unique* opcode.

MIPS allow for three register operands. Since there are  $2^5$  registers, each register address requires 5 bits.

For every direct **memory** operand, at least one operand will be taken away.

## 10.5.3 Type and Size of Operands

The type of operand is designated by the **opcode**. 32-bit instruction set architecture should support

- 8, 16, 32-bit integer operations
- 32, 64-bit floating point operations

## 10.6 Encoding the Instruction Set

The instruction encoding has three choices: *variable*, *fixed* and *hybrid*. MIPS adopts **fixed-length** encoding.

## 10.6.1 Encoding for Fixed-length instructions

To maximise the possibilities of instruction bits, **expanding opcode scheme** is adopted, where the opcode has variable lengths for different instructions. Under this scheme, opcode can occupy bits unused by operands, so that a larger set of instructions can be supported. One constraint of this scheme is that: two opcode of different length should not be identical for the length of bits of the shorter opcode. This constraint should be adhered in design of encoding scheme.

## 10.7 Compiler's View

Considerations of compilers include

- Ease of Compilation
- Orthogonality: no special registers, few special cases, all operand modes available with any data type or instruction type
- Completeness: support for a wide range of operations and target applications
- Regularity: no overloading for the meanings of instruction fields
- Streamlined: resource needs to be easily determined
- Provide at least 16 general-purpose registers plus seperate floating point registers.
- Be sure all addressing modes apply to all data transfer instructions
- Aim for a minimalist instruction set

# 11 MIPS Assembly Language

In MIPS assembly language, each instruction executes a simple command. Note that each line of assembly code contains *at most one* instruction. # is used for comments.

## 11.1 Arithmetic Operations

#### 11.1.1 Addition

Addition is specified by opcode add. It has the following syntax:

where the operation \$rd = \$rs + \$rt is performed.

By convention, program variables are stored in \$s? registers(register number 16-23) while temporaries are stored in \$t? registers(register number 8-15.

#### 11.1.2 Subtraction

Subtraction is specified by opcode sub. It has the following syntax:

where the opration \$rd = \$rs - \$rt is performed.

Note that the position of \$rs and \$rt registers are important since subtraction is not commutative.

#### 11.1.3 Set If Less Than

Set-if-less-than is specified by opcode slt. It has the following syntax:

Behaviour: if the value stored in \$rs is less than that in \$rt, \$rd is set to 1; otherwise, \$rd is set to 0.

#### 11.1.4 Complex Arithmetic Operations

Complex arithmetic operations are broken down into single instructions, by utilising the temporary registers to hold the intermediate result.

#### 11.1.5 Constant/Immediate Operands

Immediates are numerical constants.

Examples of instructions involving immediate operands are addi and subi. Addition with immediate is specified by opcode addi. It has the following syntax:

where the operation **\$rt** = **\$rs** + **immed** is performed.

Similarly, subtraction with immediate is specified by opcode **subi**. It has the following syntax:

where the operation \$rt = \$rs - immed is performed.

## 11.1.6 Register Zero \$zero

Register zero \$0 or \$zero always has the value 0.

When setting one variable value to another variable, say f=g, it is equivalent to f=g+0, which can be done using add r \$r\$ \$zero.

Note that any instructions attempting to set \$zero to any value will not do anything.

## 11.2 Logical Operations

Unlike arithmetic instructions, which view content of registers as single quantity signed or unsigned integer, **logical operations** view register as 32 raw bits.

Logical instructions are to operate on individual bytes or bits within a word.

## 11.2.1 Shift Operation

Shift left operation is specified by opcode s11; shift right operation is specified by opcode sr1.

It has the following syntax:

**Behaviour**: Move all the bits in a word to the left/right by a number of bits specified by immed; fill the emptied bits with zero.

Note that, shifting left by n bits is equivalent to multiplying by  $2^n$ ; shifting right by n bits is equivalent to dividing by  $2^n$ .

### 11.2.2 Bitwise AND instruction

Bitwise AND operation is specified by opcode and. It has the following syntax:

**Behaviour**: For each bit in \$rd, it will be 1 only if both the bits of the same position in \$rs and \$rt are 1.

Similarly, we have the andi instruction, which has the following syntax:

andi can be used to create a mask. It can force 0 in the specified position by putting 0 at these position in immed, and retain other bits by putting 1.

#### 11.2.3 Bitwise OR instruction

Bitwise OR instruction is specified by opcode or. It has the following syntax:

**Behaviour**: For each bit in \$rd, it will be 1 if either bit of the same position in \$rs and \$rt is one.

Similarly, we have the ori instruction, which has the following syntax:

ori can be used to force some bits into 1s, by putting 1 at these position in immed, and retain other bits by putting 0.

#### 11.2.4 Bitwise NOR instruction

Bitwise NOR instruction is specified by opcode nor. It has the followin syntax:

It is extensively used to toggles the bits of an operand(equivalently, NOT operation), by using the following command

## 11.3 Branching Operations

As instructions are stood in memory, they also have addresses. Furthermore, instruction addresses are word-aligned due to their 4-byte length.

**Program Counter**, as a register, holds the address of instrution **currently** being executed.

### 11.3.1 Branch if Equal, Branch if Not Equal

Branch if equal and branch if not equal is specified by opcode beq and bne respectively. They have the following syntax

#### Behaviour:

- beq checks whether values in \$rs and \$rt are equal; bne checks whether values in \$rs and \$rt are not equal.
- If the above check returns true, branch to the memory address<sup>15</sup>

$$PC \leftarrow PC + 4 + 4 \times immed$$

<sup>&</sup>lt;sup>15</sup>The multiplier 4 is due to the convention that immed specifies how many words away it branches to.

Therefore, beq and bne are conditional branches.

Since immed is only 16-bit long, it can branch to  $\pm 2^{15}$  words(aligned memory addresses) from the PC(equivalently,  $2^{17}$  bytes).

### 11.3.2 Jump

Jump, j, in contrast against beq, is an **unconditional** branch. It has the following syntax:

j target\_address

Behaviour: We form the addressed to be jumped to as follows:

- Fill the 2 LSBs, bit 0 and 1, 00.
- Extract target address and fill the next 26 LSBs, bit 2 to bit 27.
- Fill the rest 4 MSBs, bit 28 to bit 31, same as the 4 MSBs in the Program Counter.

After this address is obtained, set the Program Counter value to this new address. Note that j can only branch in the domain of 256MB, further jump requires instruction jr.

## 11.4 Memory Access Instructions

## 11.4.1 Load/Store word

Load word and store word instructions are specified by opcode lw and sw respectively. They have the following syntax

```
lw $rt immed($rs)
sw $rt immed($rs)
```

**Behaviour**: We perform the load/store word as follows:

- In \$rs stores a memory address. immed specifies the offset (in bytes)<sup>16</sup>.
- The address of the word to be loaded is calculated: addr=immed+\$rs.
- 1w stores the word at the address addr to \$rt. sw stores the word in \$rt in memory address addr.

### 11.4.2 Load/Store byte

Load byte and store byte instructions are specified by opcode 1b and sb respectively. They have the following syntax

```
lb $rt immed($rs)
sb $rt immed($rs)
```

Behaviour: Similar to lw/sw, but only one byte is loaded/stored. Specifically, the first byte of word at addr will be loaded to the first byte of \$rt.

 $<sup>^{16}</sup>$ immed is always in the multiple of 4, to preserve word alignment

### 11.4.3 Load Upper Immediate

Load upper immediate is specified by opcode lui. They have the following syntax

lui \$rt immed

**Behaviour**: The 16-bit integer specified by immed is contacenated with 16-bit 0's, and the result is loaded into register \$rt.

#### 11.4.4 Load Address

Load address instruction is specified by opcode la. It has the following syntax

la \$rd, exp

Behaviour: Suppose the data has the tag exp. Then la will load the address of data tagged exp into the register \$rd.

### 11.4.5 Other Load/Store Word Instructions

Note that MIPS disallows loading/storing a word that crosses the word boundary. Load/store word unaligned are *pseudo*-instructions.

Load word unaligned and store word unaligned are specified by the opcode ulw and usw. Other instructions include

- 1h and sh: load halfword and store halfword
- lwl, lwr, swl, swr: load word left, load word right, store word left, store word right.

### 11.5 Procedure Call

#### 11.5.1 Jump and Link

Jump and link is specified by the opcode jal. It has the following syntax:

jal procedure\_address

#### Behaviour:

- 1. PC+4 is stored in \$ra. Note now \$ra refers to the second instruction after the jal instruction.
- 2. The next instruction, known located in the branch delay slot is executed.
- 3. Unconditional jump is performed: j procedure\_address.
- 4. At the end of the procedure, return with jr \$ra.

### 11.5.2 Jump return

The jump return instruction is specified by the opcode jr. It has the following syntax:

**Behaviour**: It copies the contents of \$ra into the PC. Then it executes the *next* instruction, before the next fetch occurs.

Remark: jr can be used with any register, not just \$ra.

### 11.6 MIPS Instruction Classification

Instructions are classified according to numbers and types of operands. There are three types of instructions for MIPS:

- Register format(R-format)
  It requires 2 source registers and 1 destination register.
- Immediate format(I-format)
  It requires 1 source register, 1 destination register and 1 immediate.
- Jump format(J-format)
  It requires 1 immediate only.

#### 11.6.1 R-Format

**Definition 11.1** (Register Format Instruction).

Register format has the following instruction format:

Here, a field is viewed as 5-/6-bit unsigned integer.

- opcode partially specifies what instruction it is, and is consistent across all instructions opcode is fixed 000000 for all R-Format instructions.
- funct is used together with opcode to exactly specify the instruction
- rs specifies source register
- rt specifies target register
- rd specifies destination register
- shamt specifies the amount a shift instruction will shift by. shamt is fixed 00000 for all instructions except shift instructions.

#### 11.6.2 I-Format

**Definition 11.2** (Immediate Format Instruction).

$$\underbrace{\text{opcode}}_{\text{6 bits}}\underbrace{\text{rs}}_{\text{5 bits}}\underbrace{\text{rt}}_{\text{16 bits}}\underbrace{\text{immediate}}_{\text{16 bits}}$$

- opcode uniquely specifies an instruction
- **immediate** is treated as a **signed** integer of 2s complement, or a bit string(for logical instructions).

It can be used to represent  $2^{16}$  different values.

#### 11.6.3 J-Format

**Definition 11.3** (Jump Format Instruction). Jump format has the following instruction format:

Here, the target\_address is viewed as a binary sequence.

## 11.7 Addressing Modes

Addressing modes of an instruction is determined by the type of instruction. Following are different addressing modes:

- Register Addressing: operand is a register, e.g., add
- Immediate Addressing: operand is a constant within the instruction itself, e.g., addi
- Base Addressing/Displacement Addressing: operand is at the memory location whose address is the sum of a register and a constant in the instruction, e.g., lw
- PC relative addressing: operand is at the memory location whose address is the sum of PC and constant in the instruction
- Pseudo-direct addressing: operand is at the memory location whose address is the contacenation of upper 4-bits of PC, 26-bit of instruction and 2-bit placeholder 00, e.g., j.

# 12 Programming in MIPS Assembly Code

Programming in MIPS concerns both data and operations. Data has the following conventions:

- MIPS memory is an array of  $2^32$  bytes.
- Each byte has a 32 bit address.
- Important:User programs and data are restricted to the first  $2^31$  bytes, i.e.,  $0x000000000 \sim 0x7FFFFFFFF$ .
- Second half of the memory is used by operating system.

whereas operations may concern about load, store and arithmetic-logic operations.

## 12.1 Registers

It is noted that the registers of MIPS consists of

- general purpose registers, each of 32 bits long, which may contain integers or addresses; and
- floating point registers

Registers interact with ALU.

Register has a usage convention, which is listed in the previous chapter's table.


# 12.2 Memory Layout

There are three memory segments, namely

- Text segment: holds the machine code of the user program (the text)
- Data segment: data that the program operates on.
  - Static: size in bytes does not change during execution
  - Dynamic: This is data that is allocated and deallocated as the program executes.
- Stack segment: stack is on the *top* of user address.

  Local variables and parameters are pushed and popped on the stack as procedures are activated and deactivated.

A sample illustration could be:



Arrays are a continuous span of aligned words, so the next word will have a offset of immed=4 from the current word.

### 12.3 Constants

Small constants, which is less than  $2^16 - 1$ , can be contained in the immed field. Therefore, immediate format instructions can be used to manipulate these constants.

Large constants require loading into the registers before usage. To load these constants, logical instructions or, ori, and, andi, can be used.

Specifically, two instructions load upper immediate lui and ori can be used. Suppose an 32-bit integer is required loading into \$t0, then

- lui \$t0  $a_{31} \cdots a_{16}$ .
- ori \$t0 \$t0  $a_{15} \cdots a_0$ .

Alternatively, suppose an 32-bit integer has the tag **exp**, then

- la \$t0 exp
- lw \$s0 0(\$t0)

## 12.4 Decision Making

#### 12.4.1 If block

If block will utilise beq, bne and j, and tags to specify the jump. For efficiency, in terms of minimisation of branching instructions, if (i == j) f = g + h; else f = g - h; has the following code

```
bne $s3, $s4, Else
add $s0, $s1, $s2
j Exit
Else: sub $s0, $s1, $s2
Exit:
```

Note, in order to minimise jumps, always check for the negation of the condition in the higher-order code.

### 12.4.2 Loop Block

The steps to transform loops in higher-order code to MIPS instructions include

- 1. Rewrite higher-order code with if and goto statements, and with labels.
- 2. Transform the if block and goto to branching instructions.

### 12.4.3 Inequalities

Branching-if-less-than is achieved by two instructions:

```
slt $t0, $s1, $s2
bne $t0, $zero, L
```

has the same effect as if (a < b) goto L;

By changing the bne to beq, we can achieve branch-if-greater-than functionality instead.

## 12.5 Calling Procedures

Usually, jal p\_address is used to call a procedure, whose memory address can be accessed using j p\_address.

After the execution of the procedure, jr \$ra is used to return.

### 12.5.1 Register Use

Calling procedure concerns not only jumping, but also register management. Specifically, register \$s0-\$s7 are saved registers; they must be preserved by callee:

• save in the **stack** at the start of procedure

• restore at the end of procedure

In the contrary, temporary registers \$t0-\$t9 does not need to be preserved by callee. Therefore, the attempt to save them are the responsibility of the caller.

#### 12.5.2 Stack

In MIPS, stack is a continuous array in memory containing only 32-bit full words. The **stack pointer register** \$sp points at the *top* item of the stack.

Note the elements in the stack has increasing address when going inside the stack.

## Definition 12.1 (Push).

Push operation is used to storing item to the stack. The procedure involves the allocation of space and the storing of the word.

## Definition 12.2 (Pop).

Pop operation is used to removing item from the stack. The procedure involves the removal of the word followed by a deallocation of space.

## 12.5.3 Jump and Link jal

With j, the subroutine, when get called, can only be used once. Therefore, the convention is to use jal to jump and link, and jr \$ra to return from subroutine.

**Remark**: The \$ra holds the address of the *second* instruction after the jal instruction. This is because the machine cycle has already incremented the PC by 4 when reaching jal, and the instruction jal increase PC by *another* 4, and put that inside register \$ra.

The first instruction after the jal is called a branch delay slot.

The workflow of jal instruction is

- 1. Fetch: When jal is fetched, PC<sub>fetch</sub> has the address of the jal instruction.
- 2. **Increment**: The  $PC_{inc}$  is incremented to  $PC_{fetch} + 4$ .
- 3. **Execute**: \$ra is set to  $PC_{inc} + 4$ , and  $PC_{execute}$  is updated to the address of the subroutine.
- 4. The instruction in the branch delay slot is executed.
- 5. Execution continues with the instruction whose address is in the PC is being fetched. Control is passed to subroutine, whose return addess is \$ra.

### 12.5.4 Return

jr \$ra will return from the subroutine, by working as following:

- Copy addresses in \$ra to PC.
- Execute the next instruction immediately below jr.
- Execution continues with the instruction whose address is in the PC is being fetched. Control is surrendered by the subroutine.

## 12.6 Simple Linkage Convention

In simple linkage convention, the following rules are preserved

- 1. A subroutine is called using jal.
- 2. A subroutine will **NOT** call another subroutine.
- 3. The subroutine return to its called using jr \$ra.
- 4. Registers are used as follows:
  - \$t0-\$t9: the subroutine is free to change these registers.
  - \$s0-\$s7: the subroutine must **not** change these registers.
  - \$a0-\$a3: these registers contain **arguments for the subroutine**. The subroutine can change them.
  - \$v0-\$v1: these registers contain values returned from the subroutine
- 5. the main routine returns control by using the exit service of the SPIM exception handler.

# 12.7 Stack Linkage

Simple linkage convention do not allow nested subroutine calls, as some registers should not change value, for example \$ra.

Stack linkage resolves this problem by storing relevant registers in the memory stack, calling another subroutine, and when returned from subroutine, retrieve the correct \$ra\$ from the memory stack.

The stack linkage convention has the following rules

- Subroutine call (done by the caller)
  - 1 Push onto the stack any registers \$t0-\$t9 that contain value that must be saved. 17
  - 2 Put arguments values into \$a0-\$a3.
  - 3 Call the subroutine using jal.

<sup>&</sup>lt;sup>17</sup>This is because the subroutine can and might change these registers.

- Subroutine Prolog (done by the subroutine/callee at the beginning)
  - 4 If this subroutine might call other subroutines, push \$ra onto the stack.
  - 5 Push onto the stack any registers \$s0-\$s7 that this subroutine might alter.
- Subroutine Body
  - 6 The subroutine may alter and \$t? or \$a? registers, or any \$s? register that has been saved in the prolog(step 5).
  - 7 If the subroutine calls another subroutine, then it does so by following these rules again.
- Subroutine Epilog (done by the subroutine/callee just before it returns to the caller)
  - 8 Put returned values in \$v0-\$v1.
  - 9 Pop from the stack (in reverse order) any registers \$s0-s7 that were pushed in the prolog (step 5)
  - 10 If the return address was pushed in the prolog(step 4), pop it from the stack into \$ra.
  - 11 return to the caller by jr \$ra.
- Regaining Control (done by the caller)
  - 12 Pop from the stack (in reverse order) any registers \$t0-\$t9 that were previously pushed.

# 12.8 Frame Linkage

Frame-based linkage convention is similar to that of the stack linkage:

- Calling a subroutine (done by the caller)
  - 1. Push any registers \$t0-\$t9 that contain values that must be saved. Push the registers in numerical order.
  - 2. Put argument values into \$a0-\$a3.
  - 3. Call the subroutine using jal.
- Subroutine Prolog (done by the subroutine)
  - 4 Push \$ra (always).
  - 5 Push the caller's frame pointer \$fp.
  - 6 Push any of the registers \$s0-\$s7 that the subroutine might alter.

7 Initialize the frame pointer:

$$fp = p - pace_for_variables$$

The "space for variables" is four times the number of local variables. (Remember that subtracting from \$sp grows the stack, and that our variables are always four bytes wide).

8 Initialize the stack pointer:

$$sp = p$$

- Subroutine Body:
  - 9 The subroutine may alter any \$t?, \$a?, or \$v? register, or any \$s? register that it saved in the prolog.
  - 10 The subroutine refers to local variables as disp(\$fp).
  - 11 The subroutine may push and pop values on the stack using \$sp.
  - 12 If the subroutine calls another subroutine, then it does so by these rules again.
- Subroutine Epilog (done at the end of the subroutine)
  - 13 Put return values in \$v0-\$v1.
  - 14  $sp = fp + space\_for\_variables$
  - 15 Pop into \$s0-\$s7 any values for them that were previously saved in the frame (in step 6).
  - 16 Pop the caller's frame pointer into \$fp.
  - 17 Pop \$ra (always).
  - 18 Return to the caller using jr \$ra.
- Regaining Control from a Subroutine (done by the caller)
  - 19 Pop any registers \$t0-\$t9 that the caller previously pushed.

## 12.9 Syscall

In MIPS, request to OS is done by the syscall function. It follows the 2 lines below

The OS will be invoked according to the code stored in \$v0.

Service	Code in \$v0	Arguments	Returned Value
print integer	1	\$a0	
print float	2	\$f12	
print double	3	\$f12, \$f13	
print string	4	\$a0, address of the string	
read integer	5		\$v0
read float	6		\$f0
read double	7		\$f0, \$f1
read string	8	\$a0, buffer address, \$a1, buffer length	
allocate memory	9	\$a0, number of bytes	\$v0, address
exit	10		

## 13 Basic Datapath

**Definition 13.1** (Single Cycle Datapath).

In **single cycle datapath**, all instructions execute in a single cycle of the clock.

The generic implementation of processor requires the realisation of instruction processing cycle. MIPS has the following implementation:

- Use the program counter(PC) to supply the instruction address, fetch the instruction from instruction memory and update PC
- Decode the instruction in Register File
- Execute the instruction


Note that all instructions except j involves the ALU after reading the registers.

## 13.1 Clocking methodology

The clocking methodology defines when signals can be read and when they are written. MIPS uses a **edge-triggered** methodology.

Typical execution involves

- Read contents of state elements
- Send values through combinatorial logic
- Write results to one or more state elements




State elements are assumed to be written on every clock cycle.

If there is explicit **write control** signal, then write will only occur when **both** the write control is asserted **and** clock edge occurs.

## 13.2 Fetching Instructions

Fetching instructions involves

- Reading the instruction from the **Instruction Memory**<sup>18</sup>
- Updating the PC to hold the address of the next instruction



#### Remark:

- 1. The clock input of PC is not shown on the diagram.
- 2. Since PC is updated every cycle, so it does not need an explicit write control signal.
- 3. Instruction Memory is read *every* cycle, so it doesn't need an explicit read control signal.
- 4. There will be delay in the output of PC and further delay in the output of Instruction Memory.
- 5. Register is built from an array of 32 D flip-flops.

## 13.3 Decoding Instructions

Decoding instructions involves


- Sending the fetched instruction's opcode and function field bits to the control unit.
- Reading two values from the Register File

#### 13.3.1 Register File

Register File is the interface of registers. It consists of two read ports and one write port to accommodate the most demanding R-format instructions.

Following is the implementation of Register File.

<sup>&</sup>lt;sup>18</sup>It shall be distinguished from data memory.



The Register File interfaces with the ALU:




Figure 13: Datapath during add instruction

**Remark**: the Register File is not written every cycle, so an explicit write control signal is required.

#### 13.3.2 ALU

ALU is a combination of arithmetic instructions and logical operations. Operations to be done is selected by control signals, which is generated during *decode time*.

ALU has additional outputs, say zero and overflow.

ALU interfaces with Data Memory, during load and store operations.

#### Remark:

• Sign Extend combinatorial logic is used in I-format instructions to realise ZeroExtImm and SignExtImm.<sup>19</sup>

<sup>&</sup>lt;sup>19</sup>Refer to MIPS Instruction Sheet for details.

- Register File can accept data either from ALU or from Data Memory output Read Data, depending on the instructions.
- During lw and sw, ALU interfaces with Data Memory and specifies the data address. In sw, one data output Read Data 2 from Register File interfaces with Data Memory instead of ALU and specifies what data to write.




Figure 14: Datapath during lw instruction

• During branching instructions beq and bne, ALU interfaces with branch control logic using its zero ALU input, which indicates whether the two registers has the same data. Note that the left shift 2 and addition operations are performed by combinatorial logic outside ALU.




Figure 15: Datapath during beq instruction

• ALU will not be used in jump instructions jr, since it is unconditional.

From the above we can conclude the role of each building block, allowing us to design a **single cycle** processor. In addition, we need


- multiplexors, at the input of shared elements with control lines to do the selection
- control signals

#### Remark:

- No datapath resource can be used more than once per instruction in single cycle processor, a shortcoming overcome by pipelined processor.
- Cycle time is determined by length of the longest path.

On the next page is the outline of single cycle processor. Control signals will follow the convention of the table below.

nstruction [3126]	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	$ALUOp^{20}$	Jump
R type 000000	1	0	0	1	0	0	0	10	0
lw 100011	0	1	1	1	1	0	0	00	0
sw 101011	X	1	X	0	0	1	0	00	0
beq 000100	X	0	X	0	0	0	1	01	0
j 000010	X	X	X	0	0	0	0	00	1
nop	0	0	0	0	0	0	0	00	0



The ALUControl is another control signal of length 4 bits.

• 0000: AND

• 0001: OR

• 0010: add

• 0110: subtract

 $\bullet$  0111: set less than

• 1100: NOR

However, ALUControl also depends on ALUOp:

ALUOp1	ALUOp0	Funct	ALUOperation
0	0	XXXXXX	0010
X	1	XXXXXX	0110
1	X	XX0000	0010
1	X	XX0010	0110
1	X	XX0100	0000
1	X	XX0101	0001
1	X	XX1010	0111

## 14 Basic Pipelining

#### 14.1 Introduction

A **pipelined** MIPS processor starts the next instruction before the current one has completed. Pipelining

- improves throughput total amount of work done in a given time, but
- instruction latency remains the same

Modification of datapath is required for enabling pipelining. Specifically, **state registers** are added between each **pipeline stage** to *isolate* them.

## Definition 14.1 (State Registers).

Pipeline registers are arrays of D flip-flops driven by the clock. The clock rate is determined by the **slowest stage**.





Figure 16: A simplistic modification to accommodate pipelining

## 14.2 MIPS Pipeline

MIPS pipelining follows the Instruction Execution Cycle.

In this pipeline, once the pipeline is full, one instruction will be completed every cycle, so CPI



## 14.3 Pipeline Hazards

There are three types of pipeline hazards:

- Structural hazards: attempt to use the same resource by two different instructions at the same time
- Data hazards: attempt to use data before it is ready
- Control hazards: attempt to make a decision about program control flow before the evaluation of condition

One simplistic but suboptimal way to resolve hazards is waiting.

#### 14.3.1 Structural Hazard

Register usage can cause data hazards in terms of **dependencies backward in time**. <sup>21</sup> Dependencies backward in time can cause

- Read before write data hazard
- Load-use data hazard

Proper way to fix a data hazard is **forwarding** results as soon as they are available to where they are needed.

Read before write data hazard can be resolved by forwarding the ALU output towards the ALU input.

**Load-use** data hazard can be resolved by forwarding the Data Memory output towards the ALU input, and **stall for one cycle** if the immediately next instruction needs the output.

#### 14.3.2 Control Hazard


Control hazards can be caused by dependencies backward in time too, in branching instructions.

Proper way to fix a control hazard is to stall (3 clock cycles) until address to be branched to is determined by the ALU output.

## 14.4 Corrected Datapath (Without Forwarding)

Next instructions could **corrupt Register Write information and control signals**. Therefore, the datapath need to be modified, so that these information are saved in the state registers and propagates along with the instruction execution.

<sup>&</sup>lt;sup>21</sup>Suppose \$rd is also the \$rs of the next instruction, then the register will not be updated in the decode stage next instruction.



## 14.5 Data Forwarding

Data forwarding can be used to resolve structural hazard by using multiplexors at ALU input to enable inputs from any pipeline register. Forwarding can happen from both ALU output and DM output to ALU input.

The logic of forwarding is as following:

• EX/MEM Hazard: Data needs to be forwarded from ALU output to ALU input.

• MEM/WB Hazard: Data needs to be forwarded from DM output to ALU input. An hazard can be identified concurrently as this and the above hazard; if so, the above way to resolve will override.

```
if(MEM/WB.RegWrite
and (MEM/WB.RegisterRd!=0)
and (EX/MEM.RegisterRd!=ID/EX.RegisterRs) //Do nothing if being overrided
```

```
and (MEM/WB.RegisterRd=ID/EX.RegisterRs))
  ForwardA = 01
  if(MEM/WB.RegWrite
and (MEM/WB.RegisterRd!=0)
and (EX/MEM.RegisterRd!=ID/EX.RegisterRt) //Do nothing if being overrided
and (MEM/WB.RegisterRd=ID/EX.RegisterRt))
  ForwardB = 01
```

**Remark:**Forwarding always crosses the stages. In MIPS, the data will always be forwarded to the EX stage, so the data source are from DM and WB stage respectively.

#### 14.5.1 Forwarding Unit

Forwarding Unit is a combinatorial logic which has

- 5 inputs
  - 1. ID/EX.RegisterRs
  - 2. ID/EX.RegisterRt
  - 3. EX/MEM.RegisterRd
  - 4. MEM/WB/RegisterRd
  - 5. MEM/WB.RegWrite control signal
- 2 outputs
  - 1. FA selection bits
  - 2. FB selection bits

The forwarding also requires multiplexor, which selects according to the following rule:

Signal	Source
00	Register File
01	Data to be written back to Register File in WB stage
10	Output from ALU in DM stage

#### 14.5.2 Memory-to-Memory Copies

Memory-to-Memory copies is a forwarding strategy in DM stage. It is applicable in cases that load instruction is immediately followed by store instruction.

Memory-to-Memory copies can be realised by adding a forward unit and MUX to the DM stage, which will not be implemented later.

### 14.6 Hazard Unit

As noted above, load-use data hazard will still need one cycle of stall of the instruction in the ID stage<sup>22</sup>. Therefore, we need the **hazard unit** to detect and implement the stall. The hazard can be detected by the following logic:

```
if(ID/EX.MemRead //Current Instruction loads from DM
and ((ID/EX.RegisterRt = IF/ID.RegisterRs) //next instruction uses loaded data
or (ID/EX/RegisterRt = IF/ID/RegisterRt)))
  //stall the pipeline
  IF/ID.write = 0
  IsZeroForEX/MEM/WB = 1
```

The stall operation includes the following operations:

- Prevent the instruction in the IF and ID stages from progessing down the pipeline. This is achieved by
  - Prevent writing of PC, by controlling the control signal of PC: PC.write
  - Prevent writing of IF/ID state register, by controlling the control signal of IF/ID:
     IF/ID.write
- Insert NOP instruction between load instruction in EX stage and the use instruction in ID stage.

This is achieved by

- Set the control bits in the EX, MEM, WB control fields of ID/EX state register to
   0, by means of multiplexors.
- Let the load instruction and instructions after it proceed normally down the pipeline.


Therefore, the hazard unit has

- 5 inputs
  - 1. ID/EX.MemRead Control Signal
  - 2. IF/ID.RegisterRs
  - 3. IF/ID.RegisterRt
  - 4. ID/EX.RegisterRt
  - 5. Branch Control Signal
- 2 outputs
  - 1. IF/ID.write control signal
  - 2. Control signal to all EX, MEM, WB control signal output from control unit

<sup>&</sup>lt;sup>22</sup>Since the current instruction is in EX stage and data will only be available at the next unit time when current instruction is in DM stage

### 14.6.1 Zeroing Control Signal

The following figure shows the proper way to zeroing the control signal, where the original data is cycled back to the multiplexor 0 position and 0 is connected to the 1 position.



#### 14.6.2 NOP Instruction


Definition 14.2 (NOP).

The NOP instruction is defined as

sll \$0, \$0, 0

Equivalently, NOP has instruction value  $0x0000\,$ 0000.

# 14.7 Further Corrected Datapath (Without Jump and Branch Optimisation)



#### 14.8 Control Hazard

Control hazard arises when the flow of instruction addresses is not sequential, which is incurred by the change of flow using branch and jump instruction.

Control hazard can be solved by

- Stall
- Move decision point as early as possible to reduce stall
- Delay decision with compiler support
- Predict and Hope for the best

#### 14.8.1 Jump

Jump instruction mandates one flush, since new address is only available at the second half of ID stage.

There are two ways to implement the stall, either by inserting NOP instruction (used in solving load-use hazard), or by replacing the instruction in the pipeline with a NOP instruction (used in instructions sequentially after j instruction).

#### 14.8.2 Branch

Branch instructions can incur minimum one stall after itself, by adding hardware in ID stage to evaluate the branch decision.

However, previous instructions may a dependency, so it is possible there is one stall before branching instruction. This can be implemented by the hazard unit, with additional inputs. After resolving the aforementioned stall, the branch decision involves the following logic:

```
if(IDcontrol.Branch //is Branch Instruction
and (EX/MEM.RegisterRd!=0) //Previous Instruction will affect evaluation
and (EX/MEM.RegisterRd = IF/ID.RegisterRs)) //Two instructions before
  ForwardC = 1
if(IDcontrol.Branch
and (EX/MEM.RegisterRd!=0)
and (EX/MEM.RegisterRd = IF/ID.RegisterRt))
ForwardD = 1
```


If the branching is found to be taken, a flush will be done for the instruction in IF stage, performed by the Hazard Unit.

The branch/jump detection and forwarding is realised by another Forward Unit. The Forward Unit has

- 3 inputs
  - IF/ID.RegisterRs
  - IF/ID.RegisterRt

- EX/MEM.RegisterRd
- 2 outputs
  - ForwardC selector bit
  - ForwardD selector bit

## 14.9 Final Corrected Datapath



#### 14.10 Other Resolutions

#### 14.10.1 Delayed Decision

Aforementioned is one way to resolve control hazard, that is to move decision point earlier. Another way is **delayed decision**, where compiler will **reorder** instruction in attempt to reduce stall hence decreases CPI.

#### 14.10.2 Static Branch Prediction

**Static Branch Prediction** is another way to resolve control hazard, by *assuming* a given outcome and proceeding *without* waiting to see the actual branch outcome.

For example, in **predict not taken** scheme, pipeline will always predict branches not to be

taken and continue to fetch from the sequential instruction stream. Only when branch is taken, the pipeline will be stalled:

- If the branch logic is realised in MEM/WB, then 3 stalls are required since IF, ID, EX stages need to be flushed.
- If the branch logic is realised in EX, then 2 stalls.
- If the branch logic is realised in IF, then 1 stall.

#### Remark:

**Predict not taken** works well for "top of the loop" branching instructions, but not well for "bottom of the loop" branching instructions.

#### 14.10.3 Dynamic Branch Prediction

Dynamic Branch Prediction works with a branch prediction buffer, on which its action depends.

In 1-bit predictor scheme will invert the prediction if incorrect, whereas the 2-bit predictor will only invert if it predicts incorrectly **twice**.

## 15 Processor Cache

#### 15.1 Cache Basics

**Definition 15.1** (Cache Block).

Cache block/line is the unit of transfer between memory and cache

Block size is typically one or more words.

**Remark**: Addresses of words within a  $2^N$  byte block have identical (32-N) most significant bits.

Specifically, bit  $31 \sim N$  is the **block number**, whereas  $N-1 \sim 0$  is the **byte offset**.

Definition 15.2 (Hit, Miss).

**Hit** happens when block is in cache. Hit rate is the fraction of memory accesses that hit and hit time is the time to access cache.

Miss happens when block is not in cache. Miss rate =1—hit rate. Miss penalty denotes the time to **replace** cache block and deliver data.

Usually, hit time < miss penalty.

**Definition 15.3** (Average Memory Access Time).

Average access time is calculated by

Hit rate  $\times$  Hit Time +  $(1 - \text{Hit rate}) \times \text{Miss penalty}$ 

## 15.2 Directed Mapped Cache

**Definition 15.4** (Cache Index).

In directed mapped cache, cache index is determined as follows

Cache Index = MemoryBlockNumber mod NumberOfCacheBlocks

Remark: Suppose there are  $2^M$  cache blocks, the last M bits of the memory block number is the **cache index**.

**Definition 15.5** (Tag Number).

Tag is a unique identifier for blocks of the same cache index. It is determined by

Tag = Block Number/Number of Cache Blocks

Therefore, a memory address can be regarded as

$$\operatorname{Tag}_{32-N-M} | \operatorname{Index}_{M} | \operatorname{Offset}_{N}$$

where there are  $2^M$  cache blocks, and each cache block has size of  $2^N$  bytes.

#### 15.2.1 Cache Structure

Along with a data block, cache contains

- Tag of the memory block
- textbfValid bit indicating whether the cache line contains validd ata.

Theorem 15.1 (Cache Hit Check).

A cache hit happens when

Tag[index]=Tag[Memory Address]&&Valid[index]=true

## 15.3 Memory Load Instruction

Cache initially is empty. All valid bits are set to 0. When loading data from memory, cache performs as such

- Suppose there is a cold/compulsory **miss**, load from memory the cache line; and set tag and valid bit.
- Suppose there is a hit, return the requested word to register.

## 15.4 Memory Store Instruction

There are two write policies, namely write-through cache and write-back cache.

#### 15.4.1 Write-through Cache

In write-through cache, data will be written to both cache **and** main memory. Writing to memory uses **write buffer**, a FIFO divice, which works without overflow if store frequency < 1/DRAM write cycle.

#### 15.4.2 Write-back Cache

In write-back cache, an additional **dirty** bit is added to each cache block.

If there is a write request to memory, write data to cache and set dirty bit to 1, without writing to main memory.

Only when a cache block is replaced, if the dirty bit is 1, write that cache block to main memory. Equivalently, cache write occurs **only** on replacement.

#### 15.5 Cache Miss on Write

On a read miss, the only option is to load data into the cache and load cache into register. In contrast, there are two options on a write miss, namely **write allocate** and **write around**.

#### 15.5.1 Write Allocate

In write allocate,

- Load the complete block into cache,
- Change only the required word in cache
- Write to main memory depends on the write policy

## 15.5.2 Write Around

In write around,

- Do not load the block to cache
- Write directly to main memory only

## (

## MIPS Reference Data

CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO		MAT	· · · · · · · · · · · · · · · · · · ·	(1)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr.	(4)	$4_{\text{hex}}$
Branch On Not Equa	lbne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{ m hex}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{\text{hex}}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	, ,	0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)?	: 0 (2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) $? 1: 0$	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
	511		M[R[rs]+SignExtImm](7:0) =		
Store Byte	sb	Ι	R[rt](7:0) $M[R[rs]+SignExtImm] = R[rt];$	(2)	28 <sub>hex</sub>
Store Conditional	SC	I	R[rt] = (atomic)? 1:0	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
	(2) Sig: (3) Zer (4) Bra (5) Jun (6) Ope	nExtIi oExtIi nchAo npAdd erands	the overflow exception  mm = { 16{immediate[15]}, immediate }  mm = { 16{1b'0}, immediate }  ddr = { 14{immediate[15]}, immediate    fr = { PC+4[31:28], address, 2'b    considered unsigned numbers (vs    states the pair; R[rt] = 1 if pair atomiate    market    marke	diate, 2 0 } s. 2's c	2'b0 } omp.)

#### **BASIC INSTRUCTION FORMATS**

R	opc	ode	rs ,	rt		rd	shamt	funct
	31	26 25	21	20	16 15	11	10	6.5
I	opc	ode	rs	rt			immedia	te
	31	26 25	21	20	16 15			
J	opc	ode				address		
	31	26 25						

#### ARITHMETIC CORE INSTRUCTION SET

			O	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///16
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	crs*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
ED Compara			FPcond = $(\{F[fs], F[fs+1]\})$ op	
Double	c.x.d*	FR	{F[ft],F[ft+1]})?1:0	11/11//y
	rle) (d	op is =	=, <, or <=) ( y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double	uiv.u	110	$\{F[ft],F[ft+1]\}$	
F-7	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double			{F[ft],F[ft+1]}	21/ / /
Load FP Single	lwcl	I	F[rt]=M[R[rs]+SignExtImm]  (2)	
Load FP	ldcl	I	$F[rt]=M[R[rs]+SignExtImm]; \qquad (2)$	35//
Double			F[rt+1]=M[R[rs]+SignExtImm+4]	0 / / /10
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control			R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned		R	$\{Hi, Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0///3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt]  (2)	
Store FP	sdcl	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double			M[R[rs]+SignExtImm+4] = F[rt+1]	

#### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6 :	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

### **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li .	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
INAME	HOMBER	OSE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCOL	DES. BAS	E CONVER	RSI	ON. A	SCIL	SYMB	OLS		(9)	
	(1) MIPS	(2) MIPS		014, 7			ASCII		Hexa-	ASCII
opcode	funct	funct	Ri	inary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	ы	illal y	mal	mal	acter	mal		acter
			00	0000	0			64	mal 40	
(1)	sll	add.f		0000		0	NUL			@
		sub.f		0001	1	1	SOH	65	41	A
j .	srl	mul.f	1	0010	2	2	STX	66	42	В
jal	sra	div.f	1	0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f		0100	4	4	EOT	68	44	D
bne		abs.f		0101	5	5	ENQ	69	45	E
blez	srlv	mov.f		0110	6	6	ACK	70	46	F
bgtz	srav	neg.f		0111	7	7	BEL	71	47	G
addi	jr			1000	8	8	BS	72	48	H
addiu	jalr		1000	1001	9	9	HT	73	49	I ·
slti	movz			1010	10	a	LF	74	4a	J
sltiu	movn		-	1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	c	FF	76	4c	L
ori	break	trunc.w.f		1101	13	d	CR	77	4d	M
xori		ceil.w.f		1110	14	. е	SO	78	4e	N
lui	sync	floor.w.f		1111	15	f	. SI	79	4f	0
(2)	mfhi			0000	16	10	DLE	80	50	P
(2)	mthi	-		0001	17	11	DC1	81	51	Q
	mflo	movz.f		0010	18	12	DC2	82	52	R
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4	84	54	T
			100000	0101	21	15	NAK	85	55	U
				0110	22	16	SYN	86	56	V
				0111	23	17	ETB	87	57	W
	mult			1000	24	. 18	CAN	88	58	X
	multu		1	1001	25	19	EM	89	59	Y
	div			1010	26	1a	SUB	90	5a	Z
	divu			1011	27	1b	ESC	91	5b	[
				1100	28	1c	FS	92	5c	1
			01	1101	29	1d	GS	93	5d	]
			1000000	1110	30	1e	RS	94	5e	^
			01	1111	31	1f	US	95	5f	_
1b	add	cvt.s.f	10	0000	32	20	Space	96	60	-
lh	addu	cvt.d.f	10	0001	33	21	. !	97	61	a
lwl	sub		10	0010	34	22	"	98	62	ь
lw	subu		10	0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10	0100	36	24	\$	100	64	ď
lhu	or		10	0101	37	25	%	101	65	e
lwr	xor		10	0110	38	26	&	102	66	f
	nor			0111	39	27	,	103	67	g
sb				1000	40	28	(	104	68	h
sh				1001	41	29	)	105	69	i
swl	slt			1010	42	2a	*	106	6a	j
SW ·	sltu			1011	43	2b	+	107	6b	k
				1100	44	2c	,	108	6c	I
				1101	45	2d	-0	109	·6d	m
swr			10	1110	46	2e		110	6e	n
cache			10	1111	47	2f	1	111	6f	0
11	tge	c.f.f		0000	48	30	0	112	70	p
lwcl	tgeu	c.un.f		0001	49	31	1	113	71	q
1wc2	tlt	c.eq.f	11	0010	50	32	2	114	72	r
pref	tltu	c.ueq.f		0011	51	33	3	115	73	S
	teq	c.olt.f		0100	52	34	4	116	74	t
ldc1		c.ult.f	11	0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11	0110	54	36	. 6	118	76	v
		c.ule.f	11	0111	55	37	7	119	77	w
sc		c.sf.f		1000	56	38	8	120	78	х
swcl		c.ngle.f		1001	. 57	39	9	121	79	У
swc2		c.seq.f	11	1010	58	3a	:	122	7a	z
	*	c.ngl.f		1011	59	3b	;	123	7b	{
		c.1t.f		1100	60	3c	<	124	7c	Ť
sdc1		c.nge.f		1101	61	3d	==	125	7d	}
sdc2		c.le.f		1110	62	3e	>	126	7e	~
		c.ngt.f		1111	63	3f	?	127	7f	DEL

<sup>(1)</sup> opcode(31:26) == 0

#### **IEEE 754 FLOATING-POINT STANDARD**


(3)

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

#### **IEEE 754 Symbols** Exponent Object Fraction ± 0 0 ≠0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX +∞ **≠**0 NaN MAX S.P. MAX = 255, D.P. MAX = 2047

**IEEE Single Precision and Double Precision Formats:** 

S	Exponent	Fraction	
31	30	23 22	0
S	Exponer	t Fraction	>
63	62	52.51	0




#### **DATA ALIGNMENT**

		Doub	le Word	1				
Word				Word				
Halfword		Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte		
	word	word Half	Word word Halfword	Word Word Halfword Half	word Halfword Halfword	Word Word Word Word Halfword Half		

Value of three least significant bits of byte address (Big Endian)

#### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable **EXCEPTION CODES** 

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)		RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6 '	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Svs	Syscall Exception	1.5	FPE.	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication: 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 <sup>-15</sup>	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

<sup>(2)</sup> opcode(31:26) ==  $17_{\text{ten}} (11_{\text{hex}})$ ; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$  = s (single); if  $fmt(25:21) = 17_{ten} (11_{hex}) f = d (double)$