

DRV830x-HC-C2-KIT Hardware Reference Guide

Version 1.0 – August 2011

C2000 & DRV830x Systems and Applications Team

1 Introduction

The Medium Voltage Digital Motor Control (DMC) kit (DRV830x-HC-C2-KIT, Figure 1), provides a great way to learn and experiment with digital control of medium voltage brushless motors to increase efficiency of operation. The board is available in two configurations, the DRV8301-HC-EVM or the DRV8302-HC-EVM. This document goes over the kit contents and hardware details, and explains the functions and locations of jumpers and connectors present on the board. This document supersedes all the documents available for the kit.

WARNING



This EVM is meant to be operated in a lab environment only and is not considered by TI to be a finished end-product fit for general consumer use

This EVM must be used only by qualified engineers and technicians familiar with risks associated with handling high voltage electrical and mechanical components, systems and subsystems.

This equipment operates at voltages and currents that can result in electrical shock, fire hazard and/or personal injury if not properly handled or applied. Equipment must be used with necessary caution and appropriate safeguards employed to avoid personal injury or property damage.

It is the user's responsibility to confirm that the voltages and isolation requirements are identified and understood, prior to energizing the board and or simulation. When energized, the EVM or components connected to the EVM should not be touched.

2 Getting Familiar with the Kit

2.1 Kit Contents

The DRV830x Digital Motor Control Kit contains:

- F28035 controlCARD
- DRV830x DMC board with slot for the controlCARD
- USB Cable
- USB Stick with CCStudio IDE v4, GUI, Quick Start Guide, and controlSUITE installer for further documentation

The DRV830x-HC-EVM board can accept any of the C2000 series controlCARDS, but we recommend using the CC28035 ISO DIMM control card with the onboard JTAG emulator shipped with the kit. The F28035 controlCARD has the source code already pre-flashed in memory to allow it to work out of the box with the Quick Start GUI.




Fig 1: Evaluation Board

2.2 Kit Features: The kit has the following features

- **Three-Phase Power Stage, DRV830x** capable of driving 3-phase brushless DC motors and Permanent Magnet Synchronous Motors.
 - 60 DC max input voltage
 - 60A peak output current per phase
 - Up to 200kHz driver switching frequency
 - Integrated 1A buck converter to provide logic and analog power
 - Dual integrated current sense amplifiers
- Isolated CAN and SPI communication
- Closed-loop digital control with feedback using the C2000's on-chip PWM and ADC peripherals
- On-board isolated JTAG emulation through the SCI peripheral and the FTDI chip.
- JTAG connector for external emulators
- Quadrature Encoder Interface available for speed and position measurement
- Hall Sensor Interface for sensed three-phase motor control
- High precision low-side current sensing using the C2000's high-performance ADC and current sense amplifiers integrated into the DRV830x
- Four PWM DAC's generated by low pass filtering the PWM signals to observe the system variables on an oscilloscope to enable easy debug of control algorithms.
- Over current protection on the inverter stage, DRV830x
- Hardware Developer's Package that includes schematics and bill of materials is available through controlSUITE.

The software available with the kit is completely open source, and hence can be easily modified to tune and run a customer's motor.

2.3 Warning: about low switching frequencies on the DRV830x

When the DRV830x runs at a low switching frequency (e.g. less than 20 kHz with 100 nF bootstrap capacitor), the bootstrap capacitor voltage might not be able to maintain a proper voltage level for the high-side gate driver. A bootstrap capacitor under voltage protection circuit (BST_UVP) will start under this circumstance to prevent the potential failure of the high-side MOSFET.

In this circumstance, both the FAULT and OTW pins should pull low and the device should self-protect itself. The motor's inductance and the inverter's bootstrap capacitance will allow the DRV830x to run efficiently until approximately 10 kHz (with margin). Setting the PWM switching frequency below 10 kHz may cause issues on the inverter output and is not recommended. Please reference the datasheet.

3 Hardware Overview

Fig 2, illustrates a typical motor drive system running from a laboratory power supply. The DRV830x-HC-C2-KIT's motor control board has all the power and control blocks that constitute a typical motor drive system for a PMSM or BLDC motor.




Fig2: Block Diagram for a typical motor drive system using

3.1 Macro Blocks

The motor control board is separated into functional groups that enable a complete motor drive system, these are referred to as macro blocks. Following is a list of the macro blocks present on the board and their functions:

- ISO controlCARD socket – Socket for a C2000 controlCARD with a built-in isolated XDS100 emulator.
- DC Bus Connection
 - “PVDD/GND” Terminals – Connect an external 8-60V DC lab supply here making sure to observe correct polarity..
- DRV830x – This module includes either the DRV8301 or DRV8302 Three Phase Pre-Driver as well as all of the necessary external passive components.
- Current Sense – Low-side shunt current sensing on each half-bridge.
- Quadrature Encoder Connections – Connections are available for an optional shaft encoder to interface to the MCU's QEP peripheral.
- Hall Effect Sensor Connections – Connections are available for optional Hall Effect Sensors.

Fig 3, illustrates the position of these macro blocks on the board. The use of a macro block approach, for different power stages enables easy debug and testing of one stage at a time. All the PWM's and ADC signals which are the actuation and sense signals have designated test points on the board, which makes it easy for an application developer to try out new algorithms and strategies.




Fig3: DRV830x-EVM Board Macros

3.2 Powering the Board:

The board is separated into two power domains*, the low voltage Controller Power domain that powers the controller and the logic circuit present on the board, and the medium voltage power delivery line that is used to carry the medium voltage and current like the DC power for the Inverter also referred to as DC Bus.

1) **Controller Power** comprises of the 5V and 3.3V that the board uses to power the controller and the logic and sensing circuit present on the board. This power is regulated from the DC bus by the DRV830x integrated buck converter.

2) **DC Bus Power** is the medium voltage line – up to 60V - that provides the voltage to the inverter stage to generate 3 phases to control the motor

Note: Do not apply power to board before you have verified these settings!

The kit ships with the control card inserted and the jumper and switch settings pre done for connecting with the GUI. However the user must ensure that these settings are valid on the board.

1. Make sure nothing is connected to the board, and no power is being supplied to the board.
2. Insert the Control card into the controlCARD connector if not already populated.
3. Make sure the following jumpers & connector settings are valid i.e.
 - a. JP2 is installed
4. Make sure that the following switches are set as described below on the F28035 control card to enable boot from flash and connection to the SCI
 - a. SW3 is in the UP (OFF) position (towards top of control card)
 - b. SW2 on controlCARD, Position 1 = UP (ON), Position 2 = UP (ON)
5. Connect a USB cable from computer to USB connector on control card
6. Connect the motor you want to spin to the “MOTOR” terminal block as shown below:




Fig4: DRV830x-HC-EVM Motor Connections

7. Connect an 8-60V DC power supply to the PVDD and GND terminals.

3.3 controlCARD Settings

LD1 – Turns on when controlCARD is powered on

LD2 – controlled by GPIO-31

LD3 – controlled by GPIO-34

LD4 – USB-mini connection

SW2 – controls the boot options of the F28035 device

Position 1 (GPIO-34)	Position 2 (TDO)	Boot from
0	0	Parallel I/O
0	1	Wait mode
1	0	SCI
1	1	(default) Get mode; the default get mode is boot from FLASH

Table 1: controlCARD Boot Options

SW3 – TRSTn Control

This switch is used to connect or disconnect the TRSTn pin that is used for the JTAG emulation. When JTAG connection is needed for the board the SW3 should be in ON position. For booting from FLASH or other boot options (no JTAG connection needed) this pin should be in the OFF position.

3.4 GUI Connection

The FTDI chip present on the controlCARD can be used as an isolated SCI for communicating with a HOST i.e. PC. The following jumper settings must be done to enable this connection.

As the GUI software is provided for F28035 controlCARD only, F28035 settings are discussed below,

1. For F28035, put SW3 on the F28035 Control Card to UP position (towards top of card)
2. Connect a USB cable from J1 (on control card) to host PC.

Note: If you are going to boot from Flash & connecting using the GUI, you would need to do the Boot from Flash settings as described in the Table Boot Options.

4 Hardware Resource Mapping

4.1 Resource Allocation

The Fig 5 shows the various stages of the board in a block diagram format and illustrates the major connections and feedback values that are being mapped to the C2000 MCU. Table 2, below lists these resources.

J1 Pin no.	GPIO	Signal Name	Function (DRV8301/DRV8302)
23	GPIO-00	PWM_AH	DRV830x Phase AH PWM input
73	GPIO-01	PWM_AL	DRV830x Phase AL PWM input
24	GPIO-02	PWM_BL	DRV830x Phase BH PWM input
74	GPIO-03	PWM_BL	DRV830x Phase BL PWM input
25	GPIO-04	PWM_CH	DRV830x Phase CH PWM input
75	GPIO-05	PWM_CL	DRV830x Phase CL PWM input
26	GPIO-06	DAC_PWM4	PWM DAC
76	GPIO-07	STOP	Push button input
28	GPIO-08	DAC_PWM3	PWM DAC
78	GPIO-09	START	Push button input
29	GPIO-10	DAC_PWM1	PWM DAC
79	GPIO-11	DAC_PWM2	PWM DAC
33	GPIO-12	LED-1	User LED
83	GPIO-13	OCTWn	Over-temperature warning
84	GPIO-14	FAULTn	Over-current fault
34	GPIO-15	LED-2	User LED
38	GPIO-16	SPI-SIMO	Isolated SPI Interface
88	GPIO-17	SPI-SOMI	Isolated SPI Interface
39	GPIO-18	SPI-CLK	Isolated SPI Interface
89	GPIO-19	SPI-STE	Isolated SPI Interface
40	GPIO-20	QEPA	Encoder A
90	GPIO-21	QEPB	Encoder B
41	GPIO-22	STATUS	User LED
91	GPIO-23	QEPI	Encoder Index
35	GPIO-24	SDI	SPI Data In/M_DC
85	GPIO-25	SDO	SPI Data Out/GAIN
36	GPIO-26	SCLK	SPI ClockDC_ADJ
86	GPIO-27	/SCS	/SCS/M_PWM
44	GPIO-30	CAN-RX	Isolated CAN Interface
94	GPIO-31	CAN-TX	Isolated CAN Interface
30	GPIO-40	CAP1	Hall Input 1
80	GPIO-41	CAP2	Hall Input 2
31	GPIO-42	CAP3	Hall Input 3
81	GPIO-43	DC-CAL	Short DC current sense amplifier inputs to ground, calibrate offset
59	ADC-A1	IA-FB	Current sense phase A
61	ADC-A2	I-TOTAL	DC Bus current sense
63	ADC-A3	IC-FB	Current sense phase C
67	ADC-A5	IC-FB	Current sense phase C

71	ADC-A7	ADC-Vhb2	Phase Voltage sense B	
7	ADC-B0	TSI	Tach/Pot input	
9	ADC-B1	IB-FB	Current sense phase B	
11	ADC-B2	VDCBUS	DC Bus voltage sense	
13	ADC-B3	IA-FB	Current sense phase A	
15	ADC-B4	ADC-Vhb3	Phase Voltage sense C	
17	ADC-B5	IB-FB	Current sense phase B	
21	ADC-B7	ADC-Vhb1	Phase Voltage sense A	

Table 2: GPIO and ADC resource allocation

4.2 Jumpers and Connectors

The Tables below show the various connections available on the board.

List of Connectors

Connector Reference	# of Pins	Name
J2	2	HEADER2x1
J4	5	HEADER5x1
J5	40	HEADER20x2
J6	5	HEADER5x1
J7	3	HEADER3x1
J8	5	HEADER5x1
J10	5	HEADER5x1
J11	4	TERM BLOCK HEADER 4x1
J12	2	HEADER2x1
J13	2	HEADER2x1
J20	10	HEADER5x2
J21	14	HEADER7x2
J23	2	HEADER2x1
J24	2	HEADER2x1
J25	2	TERM BLOCK HEADER 2X1
J26	2	TERM BLOCK HEADER 2X2

Table 3: List of Connectors

J2 (User Power Access)

Pin #	Signal
1	VCC_5V
2	GND

J4 (Optional Encoder)

Pin #	Signal
1	E1A
2	E1B
3	E1C
4	VCC_5V
5	GND

J6 (PWM DAC)

Pin #	Signal
1	DAC1
2	DAC2
3	DAC3
4	DAC4
5	GND

J7 (CAN)

Pin #	Signal
1	CAN-H
2	CAN-L
3	IGND

J8 (User SPI)

Pin #	Signal
1	iSD-O
2	iCLK-O
3	iSD-I
4	iGPIO
5	IGND

J10 (HALL Sensor)

Pin #	Signal
1	E2A
2	E2B
3	E2C
4	VCC_5V
5	GND

J11 (Motor)

Pin #	Signal
1	Phase A
2	Phase B
3	Phase C
4	GND

J12 (GPIO/SCI)

Pin #	Signal
1	GPIO-28
2	GPIO-29

J13 (User Power Access)

Pin #	Signal
1	VCC_3.3V
2	GND

J20 (DRV8301 SPI))

Pin #	Signal
1	NC
2	GND
3	NC
4	NC
5	SDO
6	NC
7	SCLK
8	SDI
9	/SCS
10	GND

J23 (Push Button)

Pin #	Signal
1	START
2	GND

J24 (Push Button)

Pin #	Signal
1	STOP
2	GND

J21 (External JTAG)

Pin #	Signal
1	TMS
2	TRSTn
3	TDI
4	GND
5	VCC_3.3V
6	NC
7	TDO
8	GND
9	TCK
10	GND
11	TCK
12	GND
13	EMU0
14	EMU1

J25 (Power Input)

Pin #	Signal
1	PVDD
2	PVDD

J26 (Power Input)

Pin #	Signal
1	GND
2	GND

Tables4-18 Individual Connector Pinouts

J5 (External Controller Access)

Pin #	Signal	Pin #	Signal
1	VCC_5V	2	GND
3	VCC_5V	4	GND
5	STATUS	6	EN_GATE
7	QEPA	8	QEPI
9	FAULTn	10	QEPB
11	CAP3	12	OCTWn
13	DC_CAL	14	CAP1
15	DAC_PWM1	16	CAP2
17	DAC_PWM3	18	DAC_PWM2
19	GND	20	GND
21	DACE_PWM4	22	PWM_CL
23	PWM_AL	24	PWM_BL
25	PWM_AH	26	PWM_CH
27	GND	28	PWM_BH
29	ADC-Vhb1	30	GND
31	ADC-Vhb2	32	ADC-Vhb3
33	IC-FB	34	VDCBUS
35	I_TOTAL	36	IB-FB
37	IA-FB	38	TSI
39	GND	40	GND

*Table 19: J5 Pinout***Test Points**

Test Point	Net Connection
TP1	VCC_5V
TP2	VCC_5V_R5
TP3	PWRGD
TP4	VCC_3.3V
TP5	REF_1.65V
TP6	PVDD
TP7	GND
TP8	GND
TP9	GND
TP10	GND
TP11	VCC_5V
TP12	SH_A
TP13	SH_B
TP14	SH_C
TP15	S02
TP16	IB-FB
TP17	IA-FB
TP18	U10_1
TP19	IC-FB
TP20	IGND
TP21	S01
TP22	U11_1
TP23	I-TOTAL

Jumpers

Reference	Function
JP2	VCC_5V to controlCARD
JP4	CAN termination

Table 20: Testpoints and Jumpers

SCHEMATIC DISCLAIMER AND WARNINGS

TI provides the DRV830x-HC-EVM schematic drawings to help users develop DRV30x & C2000 based reference design products. Application safety, safety of the Medium Voltage DMC kit and design integrity of such reference designs are solely responsibility of the user. Any reference designs generated off these schematics must take into account necessary product safety design requirements, including interface components and load motors in order to avoid user risks including potential for fire hazard, electrical shock hazard and personal injury, including considerations for anticipated agency certification compliance requirements.

Such product safety design criteria shall include but not be limited to critical circuit creepages and clearances, component selection, ratings compatibility of controlled motor loads, and required protective means (ie output fusing) depending on the specific loads being controlled.

TI accepts no responsibility for design integrity of any reference designs based on supplied schematic drawings and the schematics are strictly for development purposes.

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments

Post Office Box 655303

Dallas, Texas 75265

Copyright © 2010, Texas Instruments Incorporated

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.