Skip to content
View MilesMiles's full-sized avatar
Block or Report

Block or report MilesMiles

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. BIT-thesis-LaTex BIT-thesis-LaTex Public

    Forked from jiandahao/BIT-thesis-LaTex

    LaTeX Template for BIT thesis

    TeX

  2. BIT-thesis-LaTex-Ref BIT-thesis-LaTex-Ref Public

    Forked from jiandahao/BIT-thesis-LaTex-Ref

    TeX

  3. Floating-Point-Addition Floating-Point-Addition Public

    Forked from Biinngg/Floating-Point-Addition

    使用Verilog设计的带四舍五入功能的浮点加法器

    Verilog

  4. Fixed-Floating-Point-Adder-Multiplier Fixed-Floating-Point-Adder-Multiplier Public

    Forked from suoglu/Fixed-Floating-Point-Adder-Multiplier

    16-bit Adder Multiplier hardware on Digilent Basys 3

    Verilog

  5. hls4ml hls4ml Public

    Forked from fastmachinelearning/hls4ml

    Machine learning in FPGAs using HLS

    Python

  6. Perl_for_Verilog Perl_for_Verilog Public

    Forked from TechDiary-YC/Perl_for_Verilog

    Some useful tools for Verilog HDL

    Raku