This is Google's cache of http://old.myhdl.org/doku.php/dev:initial_values. It is a snapshot of the page as it appeared on 6 Jun 2017 01:37:27 GMT.

The current page could have changed in the meantime. Learn more

Full version Text-only version View source

Tip: To quickly find your search term on this page, press Ctrl+F or \(\mathbb{H}-F \) (Mac) and use the find bar.

MvHDL

From Python to silicon

[[Initial Value Support]]

Show pagesource

Old revisions

Recent changes

Search

Trace: • Initial Value Support

- Welcome to MyHDL
- The Development Zone
 - Introduction
 - Guide for developers
 - Source code repository
 - Documentation (under development)
 - Open tasks
 - o MyHDL 0.8
 - Ideas and Draft Proposals
 - myhdl.org
 - VHDL Cosimulation with GHDL
 - Initial Value Support
 - MyHDL Enhancement Proposals
 - <u>Development Archive</u>
 - o Terms of Use

Table of Contents

- Enabling Initial Value Support
- Function Attributes to Disable Initial Values
- toVerilog Initial Values
- Initial Values for Memories
- Some Results
- References

Initial Value Support

This page was created to keep track of the status of the initial value support.

The original open task description is available here, initial values support

Below is a summary from the mailing-list.

Enabling Initial Value Support

Initial value support can be re-enabled. The Verilog support of initial values was verified with the latest

```
version of Quartus.
Need to test with (list syn and sim tools)?
[x] Quartus latest
[ ] ISE (xst) latest
[ ] cver
[ ] icarus
```

See below for some preliminary results.

Function Attributes to Disable Initial Values

```
None will *not* be added to intbv. An argument will be added to the toVerilog and toVHDL to disable "plain" Signal init and "memory" (array) init. Something like the following.

toVerilog(... disable init=False, disable mem init=False)
```

toVHDL(""")

Arguments can always be used as ports, so configuration

should go elsewhere. Currently function attributes are for

toVerilog.disable init = False

toVerilog Initial Values

such purposes:

to Verilog will only create initial values for Signals converted to register types.

Initial Values for Memories

Initial values for memories (list of signals) will be generated. If feasible the synthesizable versions [1] of the memory init values will be generated.

Some Results

```
Altera Quartus (11.1sp2) Verilog
  1. Initial values. The reg initial values don't
     error during synthesis (added these manually).
  2. The initial block for RAM init values didn't
     error during synthesis and generated initial
     values for the RAM (generated a .mif file with
     the correct init values).
  3. ROM *no* BRAM used for ROM tested at size
     8x2048?
Altera Quartus (11.1sp2) VHDL
  TBC
Xilinx ISE (13.4) Verilog
  1. Initial values. The reg initial values don't
    error during synthesis (added these manually).
  2. The initial block for RAM init values didn't
     error during synthesis. Not clear if the
     initial values would be loaded (file generated)
  3. TBD
Xilinx ISE (13.4) VHDL
```

TBC

@todo : create a table for the above information.

Some test code here, https://bitbucket.org/cfelton/examples/src/tip/ramrom

References

[1] http://www.altera.com/literature/hb/qts/qts_qii51007.pdf

dev/initial values.txt · Last modified: 2012/07/04 19:54 by cfelton

Show pagesource

Old revisions

Media Manager

Login

Sitemap

Back to top

Except where otherwise noted, content on this wiki is licensed under the following license: <u>CC</u> <u>Attribution-Share Alike 3.0 Unported</u>

Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki