

---

# Re-implement “Constraint Solving for Synthesis and Verification of Threshold Logic Circuits”

LSV Final Project Presentation

r10943109 丁宣勻    r10943089 陳妍喻

---

# Outline

- Introduction
- Problem Formulation
- Methods
- Experiment

# Outline

- Introduction
- Problem Formulation
- Methods
- Experiment


# Introduction

- 2020 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  - Nian-Ze Lee, Jie-Hong R. Jiang, National Taiwan University, Taiwan

- Threshold Logic (TL) function  $[w_1, \dots, w_n; T]$

$$f(x_1, \dots, x_n) = \begin{cases} 1, & \text{if } \sum_{i=1}^n (w_i \cdot x_i) \geq T, \\ 0, & \text{otherwise,} \end{cases}$$

- Neural network applications: [5], [10], [11], [18], [27]



[5] M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio, "Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1," 2016. [Online]. Available: arXiv:1602.02830.

[10] G.-B. Huang, Q.-Y. Zhu, K.-Z. Mao, C.-K. Siew, P. Saratchandran, and N. Sundararajan, "Can threshold networks be trained directly?" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 3, pp. 187–191, Mar. 2006.

[11] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, "Binarized neural networks," in Proc. Adv. Neural Inf. Process. Syst., 2016, pp. 4107–4115.

[18] R. P. Lippmann, "An introduction to computing with neural nets," IEEE ASSP Mag., vol. 4, no. 2, pp. 4–22, Apr. 1987.

[27] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, "XNOR-Net: ImageNet classification using binary convolutional neural networks," in Proc. Eur. Conf. Comput. Vis., 2016, pp. 525–542.

# Introduction

## Contribution

- A formulation of the **collapse operation for TL functions** and a necessary and sufficient condition for collapsibility. The synthesis algorithm based on iteratively collapsing TLGs achieves an average of **18% gate count reduction** on top of synthesized TL circuits.
- A conversion from a **TL function** to a **MUX tree**, which enables the use of efficient verification techniques for Boolean logic circuits and uniquely solves the equivalence checking of TL circuits for all benchmark circuits.
- A linear-time translation from a **TL function** to **PB constraints**, which is applicable to benchmarks containing TL functions with large input sizes arising from practical neural networks.


# Outline

- Introduction
- Problem Formulation
- Methods
- Experiment

# Problem Formulation - General Perspective

## COLLAPSE A TL CIRCUIT

- Given a TL circuit, minimize its TLG counts as much as possible.
- Minimization by collapse operation.



# Problem Formulation - Local Perspective

## COLLAPSE TWO TCGS VIA LINEAR COMBINATION

- Given two TLGs
  - $u = [a_1, \dots, a_n; T_u]$  with inputs  $(x_1, \dots, x_n)$
  - $v = [b_1, \dots, b_m; T_v]$  with inputs  $(y_1, \dots, y_m)$
  - let  $u$  be a fanin of  $v$ , and assume  $y_1 = z_u$ .




Fig. 1. Collapse of two TLGs via their linear combination.


- Whether there exists two positive parameters  $k$  and  $l$  such that
  - $\text{TLG } \bar{v}(k, l) = [ka_1, \dots, ka_n, lb_2, \dots, lb_m; kT_u + l(T_v - b_1)]$  with inputs  $(x_1, \dots, x_n, y_2, \dots, y_m)$  satisfies  $f_{\bar{v}}(x_1, \dots, x_n, y_2, \dots, y_m) = f_v(f_u(x_1, \dots, x_n), y_2, \dots, y_m)$  for all truth assignments to variables  $(x_1, \dots, x_n, y_2, \dots, y_m)$ .



# Outline

- Introduction
- Problem Formulation
- **Methods**
- Experiment

# Flow



# Methods - Synthesis

- Define 3 functions

$$f_u^+(x_1, \dots, x_n) \stackrel{\text{def}}{=} \sum_{i=1}^n a_i x_i$$

$$f_v^-(y_2, \dots, y_m) \stackrel{\text{def}}{=} \sum_{j=2}^m b_j y_j$$

$$f_{vou} \stackrel{\text{def}}{=} f_v(f_u(x_1, \dots, x_n), y_2, \dots, y_m)$$

- Define 4 truth assignments

$$\phi_1 \stackrel{\text{def}}{=} \{(\beta_2, \dots, \beta_m) \mid f_v^-(\beta_2, \dots, \beta_m) \leq T_v - b_1 - 1\}$$

$$\phi_2 \stackrel{\text{def}}{=} \{(\beta_2, \dots, \beta_m) \mid f_v^-(\beta_2, \dots, \beta_m) \geq T_v\}$$

$$\phi_3 \stackrel{\text{def}}{=} \{(\beta_2, \dots, \beta_m) \mid T_v - b_1 \leq f_v^-(\beta_2, \dots, \beta_m) \leq T_v - 1\}$$

$$\phi_4 \stackrel{\text{def}}{=} \{(\alpha_1, \dots, \alpha_n) \mid f_u^+(\alpha_1, \dots, \alpha_n) \leq T_u - 1\}$$

for  $(\alpha_1, \dots, \alpha_n) \in \mathbb{B}^n$  and  $(\beta_2, \dots, \beta_m) \in \mathbb{B}^{m-1}$ .




Fig. 1. Collapse of two TLGs via their linear combination.

# Methods - Synthesis

- Theorem 1

- Necessary and sufficient conditions
- Difficult to compute : Subset Sum Problem (NP-complete)

$$l(T_v - b_1 - \max_{\beta \in \phi_1} \{f_v^-\}) \geq k(\max\{f_u^+\} - T_u) + 1, \phi_1 \neq \emptyset$$

$$l(\min_{\beta \in \phi_2} \{f_v^-\} + b_1 - T_v) \geq k(T_u - \min\{f_u^+\}), \phi_2 \neq \emptyset$$

$$k(T_u - \max_{\alpha \in \phi_4} \{f_u^+\}) \geq l(\max_{\beta \in \phi_3} \{f_v^-\} + b_1 - T_v) + 1.$$

- Theorem 2

- Sufficient conditions
- Efficient to compute : Time linear to the fanin size of the TLG

$$l \geq k(\max\{f_u^+\} - T_u) + 1, \phi_1 \neq \emptyset$$

$$lb_1 \geq k(T_u - \min\{f_u^+\}), \phi_2 \neq \emptyset$$

$$k \geq l(b_1 - 1) + 1.$$





Fig. 1. Collapse of two TLGs via their linear combination.

# Flow



## *CollapseNtk*

**input:** a TL circuit  $G = (V, E)$  and a bound  $B$

**output:** a collapsed TL circuit  $G' = (V', E')$

**begin**

```
01  unmark every  $v \in V$ ;  
02  while some  $v \in V$  is unmarked  
03      foreach  $v \in V$   
04          foreach fanin  $u$  of  $v$   
05              if  $|fanouts(u)| \leq B$   
06                  if  $u$  can be collapsed to all of its fanouts  
07                      foreach fanout  $t$  of  $u$   
08                           $w := CollapseNode(u, t)$ ;  
09                          unmark  $w$ ;  
10                           $V := V \setminus \{t\} \cup \{w\}$ ;  
11                           $V := V \setminus \{u\}$ ;  
12                      continue; //to next  $v$   
13          if  $u$  is the last fanin of  $v$  //no collapse  
14              mark  $v$ ;  
15  return  $(V, E)$ ;  
end
```

Fig. 3. Algorithm: Collapse a TL circuit.

# Implementation

## *CollapseNtk*

**input:** a TL circuit  $G = (V, E)$  and a bound  $B$

**output:** a collapsed TL circuit  $G' = (V', E')$

**begin**

```
01 unmark every  $v \in V$ ;  
02 while some  $v \in V$  is unmarked  
03   foreach  $v \in V$   
04     foreach fanin  $u$  of  $v$   
05       if  $|fanouts(u)| \leq B$   
06         if  $u$  can be collapsed to all of its fanouts  
07           foreach fanout  $t$  of  $u$   
08              $w := CollapseNode(u, t)$ ;  
09             unmark  $w$ ;  
10              $V := V \setminus \{t\} \cup \{w\}$ ;  
11              $V := V \setminus \{u\}$ ;  
12             continue; //to next  $v$   
13         if  $u$  is the last fanin of  $v$  //no collapse  
14           mark  $v$ ;  
15 return  $(V, E)$ ;  
end
```


Fig. 3. Algorithm: Collapse a TL circuit.

```
1 void Lsv_collapse(int max_bound) {  
2   Th_Node* v;  
3   Th_Node* u;  
4   for (int bound = 1; bound <= max_bound; ++bound) {  
5     for (int i = 0; i < th_list.size(); ++i) {  
6       v = th_list[i];  
7       v->ref = 1 - globalref;  
8     }  
9     bool f_has_collapsed;  
10    do {  
11      f_has_collapsed = false;  
12      for (int i = 0; i < th_list.size(); ++i) {  
13        v = th_list[i];  
14        if (Lsv_skip_node(v)) continue;  
15        for (int j = 0; j < v->fanins.size(); ++j) {  
16          u = v->fanins[j];  
17          if (Lsv_skip_node(u)) continue;  
18          if (u->fanouts.size() >= bound) continue;  
19          int v_ori_size = v->fanins.size() - 1;  
20          if (Lsv_collapse2fanouts(u, bound)) {  
21            f_has_collapsed = true;  
22            for (int k = 0; k < th_list.size(); k++) {  
23              if (th_list[k] == u) {  
24                th_list.erase(th_list.begin()+k);  
25                delete u;  
26                break;  
27              }  
28            }  
29            for (int k = v_ori_size; k < v->fanins.size(); k++) {  
30              for (int l = 0; l < v_ori_size; l++) {  
31                if (v->fanins[k] == v->fanins[l]) {  
32                  v->weights[l] += v->weights[k];  
33                  v->weights.erase(v->weights.begin()+k);  
34                  v->fanins.erase(v->fanins.begin()+k);  
35                  k--;  
36                  break;  
37                }  
38              }  
39            }  
40            if (j == v->fanins.size()-1)  
41              v->ref = globalref;  
42          }  
43        }  
44      } while(f_has_collapsed);  
45    }  
46  }  
47 }
```

# Methods - Verification

- MUX-based Verification Method
  - More efficient for benchmarks synthesized from conventional circuits
  - Small fanin sizes of TLGs (roughly less than 20)
  - Steps:
    - Convert TL circuits to MUX circuits
    - Use “cec” command in abc for equivalence check
- PB-based Verification Method
  - Applicable to benchmarks with fanin size up to 128 (relax the input size restriction)
  - Neural network applications
  - Steps:
    - Convert TL circuits to PB constraints
    - Equivalence check

# Flow





# Implementation

## ConvertTLGMUX

**input:** a TLG  $v$  and a Boolean logic circuit  $C$

**output:** a Boolean logic circuit  $C'$  equivalent to  $v$

**begin**

01 **if**  $IsConstOne(v)$

02     **return** CONST1;

03 **if**  $IsConstZero(v)$

04     **return** CONST0;

05  $x_{i^*} := SelectMaxAbsWeigthInput(v);$

06  $m := CreateMuxGate(C);$

07  $m.SetControlInput(x_{i^*});$

08  $m.SetDataZeroInput(ConvertTLGMux( $v_{\neg x_{i^*}}$ ,  $C$ ).PO);$

09  $m.SetDataOneInput(ConvertTLGMux( $v_{x_{i^*}}$ ,  $C$ ).PO);$

10  $C.SetPrimaryOutput(m);$

11 **return**  $C$ ;

**end**

Fig. 2. Algorithm: Convert a TLG into a MUX tree.

```
1 void Lsv_th2mux() {
2     int i, j;
3     vector<Th_Node*> th_PO_list;
4     // sort th_list in topological order
5     sort_th();
6
7     // create mux network
8     Abc_Ntk_t * pNtk_th2mux;
9     char buf[1000];
10    pNtk_th2mux = Abc_NtkAlloc( ABC_NTK_STRASH, ABC_FUNC_AIG, 1 );
11    sprintf(buf, "th2mux");
12    pNtk_th2mux->pName = Extra_UtilStrsav(buf);
13
14    // for each PI/PO/const1 create gate
15    th2aigNode[th_list[0]] = Abc_AigConst1(pNtk_th2mux);
16    for (i = 0; i < th_list.size(); i++) {
17        if (th_list[i]->type == TH_PI) {
18            th2aigNode[th_list[i]] = Abc_NtkCreatePi(pNtk_th2mux);
19        }
20        else if (th_list[i]->type == TH_PO) {
21            th_PO_list.push_back(th_list[i]);
22            th2aigNode[th_list[i]] = Abc_NtkCreatePo(pNtk_th2mux);
23        }
24    }
25
26    // for each TLG: call convertTLGMUX
27    for (i = 0; i < th_list.size(); i++) {
28        if (th_list[i]->type == TH_NODE) {
29            th2aigNode[th_list[i]] = thg2mux_recur(th_list[i], pNtk_th2mux);
30        }
31    }
32
33    // line 10 : set primary output (connect Po)
34    for (i = 0; i < th_PO_list.size(); i++) {
35        for (j = 0; j < th_PO_list[i]->fanins.size(); j++) {
36            if (th_PO_list[i]->weights[j] == 1) { // buffer
37                Abc_ObjAddFanin(th2aigNode[th_PO_list[i]],
38                               th2aigNode[th_PO_list[i]->fanins[j]]);
39            } else if (th_PO_list[i]->weights[j] == -1) { // inverter
40                Abc_ObjAddFanin(th2aigNode[th_PO_list[i]], A
41                               bc_ObjNot(th2aigNode[th_PO_list[i]->fanins[j]]));
42            } else { assert(0); }
43        }
44    }
45
46 }
```

# Commands

- Convert aig to threshold logic
  - lsv\_aig2th (or a2t)
- Collapse
  - lsv\_collapse (or col)
- Convert threshold logic to mux trees
  - lsv\_th2mux (or t2m)
- Print function
  - lsv\_print\_th (or pth)

```
LSV-Final-Project — -bash — 72x27
chennnns-MacBook-Pro:LSV-Final-Project chennnns$ ./abc
UC Berkeley, ABC 1.01 (compiled Jan 16 2022 13:49:54)
abc 01> raf
Make network comb and AIG...
Convert aig to threshold...
Finish!
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 163520
=====
elapsed: 0.97 seconds, total: 0.97 seconds
bound: 100
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 96037
=====
elapsed: 5.23 seconds, total: 6.20 seconds
Convert threshold logic gate to mux tree...
Finish!
Networks are equivalent after structural hashing. Time = 0.14 sec
chennnns-MacBook-Pro:LSV-Final-Project chennnns$
```

a2t

# Commands

- Convert aig to threshold logic
  - lsv\_aig2th (or a2t)
- Collapse
  - lsv\_collapse (or col)
- Convert threshold logic to mux trees
  - lsv\_th2mux (or t2m)
- Print function
  - lsv\_print\_th (or pth)

```
LSV-Final-Project — -bash — 72x27
chennnnns-MacBook-Pro:LSV-Final-Project chennnnnn$ ./abc
UC Berkeley, ABC 1.01 (compiled Jan 16 2022 13:49:54)
abc 01> raf
Make network comb and AIG...
Convert aig to threshold...
Finish!
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 163520
=====
elapse: 0.97 seconds, total: 0.97 seconds
bound: 100
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 96037
=====
elapse: 5.23 seconds, total: 6.20 seconds
Convert threshold logic gate to mux tree...
Finish!
Networks are equivalent after structural hashing. Time = 0.14 sec
chennnnns-MacBook-Pro:LSV-Final-Project chennnnnn$
```

col

# Commands

- Convert aig to threshold logic
  - lsv\_aig2th (or a2t)
- Collapse
  - lsv\_collapse (or col)
- Convert threshold logic to mux trees
  - lsv\_th2mux (or t2m)
- Print function
  - lsv\_print\_th (or pth)

```
LSV-Final-Project — -bash — 72x27
chennnns-MacBook-Pro:LSV-Final-Project chennnnn$ ./abc
UC Berkeley, ABC 1.01 (compiled Jan 16 2022 13:49:54)
abc 01> raf
Make network comb and AIG...
Convert aig to threshold...
Finish!
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 163520
=====
elapse: 0.97 seconds, total: 0.97 seconds
bound: 100
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 96037
=====
elapse: 5.23 seconds, total: 6.20 seconds
Convert threshold logic gate to mux tree...
Finish!
Networks are equivalent after structural hashing. Time = 0.14 sec
chennnns-MacBook-Pro:LSV-Final-Project chennnnn$
```

t2m(+cec)

# Commands

- Convert aig to threshold logic
  - lsv\_aig2th (or a2t)
- Collapse
  - lsv\_collapse (or col)
- Convert threshold logic to mux trees
  - lsv\_th2mux (or t2m)
- Print function
  - lsv\_print\_th (or pth)

```
LSV-Final-Project — -bash — 72x27
chennnnns-MacBook-Pro:LSV-Final-Project chennnnn$ ./abc
UC Berkeley, ABC 1.01 (compiled Jan 16 2022 13:49:54)
abc 01> raf
Make network comb and AIG...
Convert aig to threshold...
Finish!
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 163520
=====
elapse: 0.97 seconds, total: 0.97 seconds
bound: 100
Print summary...
=====
Summary:
Number of Pi: 6666
Number of Po: 6669
Number of Node: 96037
=====
elapse: 5.23 seconds, total: 6.20 seconds
Convert threshold logic gate to mux tree...
Finish!
Networks are equivalent after structural hashing. Time = 0.14 sec
chennnnns-MacBook-Pro:LSV-Final-Project chennnnn$
```

# Outline

- Introduction
- Problem Formulation
- Methods
- Experiment

# Experimental Results

- Implemented in ABC environment
- The combinational logic of circuits in ISCAS benchmark suites
- Fanout bound parameter B increases from 1 up to 100 iteratively
- **Do not have limitation on fanin size and weight/threshold value limitation !**

benchmarks			AIG	before collapsed	OUR after collapsed		collapse rate	PAPER after collapsed		collapse rate
circuit	#pi	#po	#AIG	#TLG	#TLG	time		#TLG	time	
c6288	32	32	2334	2337	2322	0.1	99%	1404	0.12	60%
c7552	207	108	1961	2074	1712	0.1	87%	846	0.07	43%
s13207	700	790	2605	2719	2162	0.1	83%	1190	0.06	46%
s15850	611	684	3330	3560	2875	0.14	86%	1479	0.07	44%
s35932	1763	2048	10124	11948	11948	0.36	118%	4758	0.13	47%
s38417	1664	1742	9062	9219	7889	0.4	87%	4388	0.25	48%
s38584	1464	1730	11646	12400	9907	0.56	85%	4639	0.23	40%
b14	277	299	5609	6070	4780	0.32	85%	2565	0.23	46%
b15	485	519	8158	8448	6340	0.49	78%	3667	0.24	45%
b17	1452	1512	26389	27567	21056	1.7	80%	12027	0.83	46%
b18	3357	3343	77757	81710	63231	5.8	81%	35343	4.58	45%
b19	6666	6669	156224	163520	127082	12.48	81%	70765	7.21	45%
b20	522	512	11552	12219	9937	0.76	86%	5284	0.48	46%
b21	522	512	11728	12782	10317	0.73	88%	5381	0.43	46%
b22	767	757	17614	18488	15000	1.05	85%	8028	0.61	46%



# Experimental Results

- Different bound numbers
  - The bigger the bound is, the better the result is.

benchmarks			AIG	before collapsed	bound	after collapsed		collapse rate
circuit	#pi	#po	#AIG	#TLG		#TLG	time	
b19	6666	6669	156224	163520	10	131301	3.13	84%
					50	127836	4.58	82%
					100	127082	12.11	81%
					200	125561	21.09	80%

- Different increment of bound number per iterations
  - The bigger the increment is, the worse the result is.

benchmarks			AIG	before collapsed	bound increase amount	after collapsed		collapse rate
circuit	#pi	#po	#AIG	#TLG		#TLG	time	
b19	6666	6669	156224	163520	1	127082	12.47	81%
					5	128490	4.83	82%
					10	129260	3.49	83%
					20	130770	2.83	84%



# Thank You

GitHub Link: <https://github.com/mirkat1206/LSV-Final-Project>