

# CONTRIBUTERS

Markus Höhnerbach

**Andrew Kerr** 

Chenhan Yu

Timothy Costa

Manish Gupta

Miguel Ferrer Avila

Alex Fit-Florea



# WHAT IS A TENSOR?

mode-0: scalar

 $\alpha$ 

mode-1: vector

 $A_i$ 

mode-2: matrix

 $A_{i,j}$ 

mode-n: general tensor

 $A_{i,j,k}$ 





# WHAT IS A TENSOR?

mode-0: scalar

 $\alpha$ 

mode-1: vector

 $A_i$ 

mode-2: matrix

 $A_{i,j}$ 

mode-n: general tensor

 $A_{i,j,k,l}$ 



# WHAT IS A TENSOR?

mode-0: scalar  $\alpha$ mode-1: vector  $A_i$ mode-2: matrix  $A_{i,j}$ mode-n: general tensor  $A_{i,j,k,l,m}$ 



A Success Story

1969 - BLAS Level 1: Vector-Vector

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

1980 - BLAS Level 3: Matrix-Matrix

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

1980 - BLAS Level 3: Matrix-Matrix

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

1980 - BLAS Level 3: Matrix-Matrix

Now? - BLAS Level 4: Tensor-Tensor

#### A Success Story

1969 - BLAS Level 1: Vector-Vector

1972 - BLAS Level 2: Matrix-Vector

• 1980 - BLAS Level 3: Matrix-Matrix

Now? - BLAS Level 4: Tensor-Tensor

## **CUTENSOR**

#### A High-Performance CUDA Library for Tensor Primitives

Tensor contractions (generalization of matrix-matrix multiplication)


$$D = \sum (A * B) + C$$

Tensor reductions

Element-wise operations (e.g., permutations, additions)


#### **CUTENSOR**

#### **Key Features**



- Transpose-free contractions
- Arbitrary data layouts
- Extensive mixed-precision support
  - Complex-times-Real
  - FP64 data + FP32 compute
  - FP32 data + FP16 compute

- Tensor-Core support
  - Built on CUTLASS 2.0
- Flexible and modern interface
  - No mallocs inside the lib
  - Tensor Cores active by default





# TENSORS ARE UBIQUITOUS

Potential Use Cases: HPC & Al





















**Examples** 

$$D = \sum (A * B) + C$$

- Einstein notation (einsum)
  - Modes that appear in A and B are contracted
- Examples

$$D_{m,n} = \alpha \sum_{k} A_{m,k} * B_{k,n}$$

// GEMM

#### **Examples**



- Einstein notation (einsum)
  - Modes that appear in A and B are contracted
- Examples

$$D_{m,n} = \alpha A_{m,k} * B_{k,n}$$

$$D_{m_1,n,m_2} = \alpha A_{m_1,\mathbf{k},m_2} * B_{\mathbf{k},n}$$

• 
$$D_{m_1,n_1,n_2,m_2} = \alpha A_{m_1,\mathbf{k},m_2} * B_{\mathbf{k},n_2,n_1}$$

• 
$$D_{m_1,n_1,n_2,m_2} = \alpha A_{m_1,k_1,m_2,k_2} * B_{k_1,k_2,n_2,n_1}$$

// Tensor Contraction

// Tensor Contraction

// Multi-mode Tensor Contraction

Examples (cont.)

$$D = \sum (A * B) + C$$

#### Examples

• 
$$D_{m,n} = \alpha A_m * B_n$$

$$D_{m_1,n,m_2} = \alpha A_{m_1,m_2} * B_n$$

• 
$$D_{m_1,m_2} = \alpha A_{m_1,k_1,m_2,k_2} * B_{k_1,k_2}$$

• 
$$D_{m_1,n_1,l_1} = \alpha A_{m_1,k,l_1} * B_{k,n_1,l_1}$$

• 
$$D_{m_1,n_1,l_1,n_2,m_2} = \alpha A_{m_1,k,l_1,m_2} * B_{k,n_2,n_1,l_1}$$

• 
$$D_{m_1,n_1,l_1,n_2,m_2,l_2} = \alpha \, A_{m_1,k,l_2,\,l_1,m_2} * B_{k,n_2,n_1,l_1,l_2}$$
 // multi-mode batched tensor contraction

// outer product


// outer product


// GEMV-like tensor contraction

// batched GEMM

// single-mode batched tensor contraction

#### **Key Challenges**





- Keep the fast FPUs busy
  - Reuse data in shared memory & registers as much as possible
  - Coalesced accesses to/from global memory

#### Key Challenges

Loading a scalar

 $\alpha$ 

**✓** 

Loading a vector

 $A_i$ 

**✓** 

Loading a matrix

 $A_{i,j}$ 




( )


Loading a general tensor


 $A_{i,j,k}$ 




((🗹))










#### **Performance Guidelines**

- Arrange modes similarly in all tensors
  - E.g.,  $C_{a,b,c} = A_{a,k,c}B_{k,b}$  is preferable to  $C_{a,b,c} = A_{c,k,a}B_{k,b}$
- Keep the extent of the fastest-varying mode as large as possible
  - E.g.,  $C_{a,b,c} \in R^{1000 \times 100 \times 10}$  is preferable to  $C_{c,b,a} \in R^{10 \times 100 \times 1000}$
- Keep batched modes as the slowest-varying modes (i.e., with the largest strides)
  - E.g.,  $C_{a,b,c,l} = A_{a,k,c,l} B_{k,b,l}$  is preferable to  $C_{a,b,c,l} = A_{a,k,l,c} B_{l,k,b}$


#### **Tensor Contractions**






#### **Tensor Contractions**








#### **Tensor Contractions**





#### Random tensor contractions:

- 3D to 6D tensors
- FP32 (data) + Tensor Core
  - Accumulation in FP32
  - Inputs truncated to FP16


#### Hardware:

- Tesla GV100
- 2x Intel Xeon Platinum 8168


# **ITENSOR - PEPS SIMULATION**











#### **Credits:**

- Katharine Hyatt (Flatiron Institute) <a href="https://github.com/itensor/ITensorsGPU.jl">https://github.com/itensor/ITensorsGPU.jl</a>
- Miles Stoudenmire and Matt Fishman (Flatiron Instute) <a href="https://github.com/ITensor/ITensors.jl">https://github.com/ITensor/ITensors.jl</a>
- Tim Besard (Ghent University) <a href="https://github.com/JuliaGPU">https://github.com/JuliaGPU</a>






#### **TENSOR REDUCTION**

#### **Examples**

```
    D<sub>w,h,n</sub> = α Reduce(A<sub>c,w,h,n</sub>, ADD) // Reduction over mode c
    D<sub>w,n</sub> = α Reduce(A<sub>c,w,h,n</sub>, ADD) // Reduction over mode c and h
    D<sub>w,n</sub> = α Reduce(RELU(A<sub>c,w,h,n</sub>), ADD) // RELU + Reduction over mode c and h
    D<sub>w,n</sub> = α Reduce(RELU(A<sub>c,w,h,n</sub>), MAX) // RELU + Max-reduction over mode c and h
```





## **ELEMENT-WISE TENSOR OPERATIONS**

#### **Examples**

$$D = \alpha A + \beta B + \gamma C$$

• 
$$D_{w,h,c,n} = \alpha A_{c,w,h,n}$$

• 
$$D_{w,h,c,n} = \alpha A_{c,w,h,n} + \beta B_{c,w,h,n}$$

• 
$$D_{w,h,c,n} = \min(\alpha A_{c,w,h,n}, \beta B_{c,w,h,n})$$

• 
$$D_{w,h,c,n} = \alpha A_{c,w,h,n} + \beta B_{w,h,c,n} + \gamma C_{w,h,c,n}$$

• 
$$D_{w,h,c,n} = \alpha RELU(A_{c,w,h,n}) + \beta B_{w,h,c,n} + \gamma C_{w,h,c,n}$$

• 
$$D_{w,h,c,n} = FP32(\alpha RELU(A_{c,w,h,n}) + \beta B_{w,h,c,n} + \gamma C_{w,h,c,n})$$

Enables users to fuse multiple element-wise calls.



## **CONTRACTION OPERATION**



```
cutensorStatus t cutensorInitContractionDescriptor ( const cutensorHandle t *handle,
       cutensorContractionDescriptor t *desc,
       const cutensorTensorDescriptor t *descA, const int modeA[], const uint32 t alignmentRequirementA,
      const cutensorTensorDescriptor t *descB, const int modeB[], const uint32 t alignmentRequirementB,
       const cutensorTensorDescriptor t *descC, const int modeC[], const uint32 t alignmentRequirementC,
       const cutensorTensorDescriptor t *descD, const int modeD[], const uint32 t alignmentRequirementD,
      cutensorComputeType t typeCompute );
cutensorStatus t cutensorInitContractionFind ( const cutensorHandle t *handle,
       cutensorContractionFind *find, const cutensorAlgo t algo );
cutensorStatus t cutensorInitContractionPlan ( const cutensorHandle t *handle,
      cutensorContractionPlan t *plan, const cutensorContractionDescriptor t *desc,
       const cutensorContractionFind *find, uint64 t workspaceSize );
cutensorStatus t cutensorContraction( const cutensorHandle t *handle,
       const cutensorContractionPlan toid *plan,
       const void *alpha, const void *A, const void *B,
       const void *beta, const void *C, void *D,
       void *workspace, uint64 t workspaceSize, cudaStream t stream );
```

#### **CONTRACTION OPERATION**



```
• D_{m,n,u} = \alpha A_{m,k,u} * B_{k,n}
cutensorInitContractionDescriptor ( &handle, &desc,
                  descA, { 'm', 'k', 'u' }, 256,
                  descB, { 'k', 'n' }, 256,
                  descC, { 'm', 'n', 'u' }, 256,
                   descD, { 'm', 'n', 'u' }, 256,
                  CUTENSOR R MIN F32 );
cutensorInitContractionFind ( &handle, &find, ... );
cutensorInitContractionPlan ( &handle, &plan, &desc, &find,... );
cutensorContraction ( handle,
                  &plan,
                  alpha, A, B,
                   beta, C, D,
                  workspace, workspaceSize, stream );
```

#### **CONTRACTION OPERATION**




```
 D_{m,n,u} = \alpha A_{m,k,u} * B_{k,n}
```

```
cutensorInitContractionDescriptor ( &handle, &desc,
                                                                   // Define Problem
                 descA, { 'm', 'k', 'u' }, 256,
                 descB, { 'k', 'n' }, 256,
                  descC, { 'm', 'n', 'u' }, 256,
                  descD, { 'm', 'n', 'u' }, 256,
                 CUTENSOR R MIN F32 );
cutensorInitContractionFind ( &handle, &find, ...);
                                                                 // Define search space
cutensorInitContractionPlan ( &handle, &plan, &desc, &find,... ); // Initialize plan
cutensorContraction ( handle,
                                                                  // Execute contraction
                 &plan, ←
                  alpha, A, B,
                  beta, C, D,
                 workspace, workspaceSize, stream );
```

# CONCLUSION


#### cuTENSOR: A CUDA library for high-performance tensor primitives



Available at: <a href="https://developer.nvidia.com/cuTENSOR">https://developer.nvidia.com/cuTENSOR</a>

Your feedback is highly appreciated.





#### REDUCTION OPERATION

## REDUCTION OPERATION

**API** 



•  $D_{\mathbf{w},h,n} = \alpha Reduce(A_{c,\mathbf{w},h,n}) + \beta C_{\mathbf{w},h,n}$ 

#### **ELEMENT-WISE OPERATION**

```
D = \alpha A + \beta B + \gamma C
```

#### **ELEMENT-WISE OPERATION**


API



•  $D_{\mathbf{w},h,c,n} = \min(\alpha A_{c,\mathbf{w},h,n}, \beta B_{c,\mathbf{w},h}) + \gamma C_{\mathbf{w},h,c,n}$ 

#### **Element-wise Operation**





~5x over two-socket CPU