ARM-Thumb Machine Code Reference


Michael Lyle

October 2021

Contents

1	Architecture Summary	3
	1.1 Machine Language vs. Assembly Language	3
2	ARM-Thumb Basic Instructions	4
	ADD (add immediate)	4
	ADD (add registers)	
	B (branch)	
	CMP (compare registers)	5
	MOV (move immediate)	6
	MOV (move register)	6
	MUL (multiply registers)	7
	SUB (subtract immediate)	7
	SUB (subtract registers)	8
3	ARM-Thumb Conditional Branches	9
J	BZ (branch if zero/equal)	
	BNZ (branch if not zero/not equal)	
	BMI (branch if negative)	
4	ARM-Thumb Miscellaneous Instructions	11
	LSL (logical shift left, immediate)	
	ORR (logical or, register)	
	AND (logical and, register)	
	LDR (load register)	12
	STR (store register)	13
	4.1 Logical Shifting (Illustrated)	14
	4.2 Putting a Large Value in a Register	14
5	Special (SuperVisor Call) Instructions	15
J	SVC00 (toggle LED)	_
	SVC00 (toggic EED)	
	SVC02 (turn LED on)	
	SVC03 (blink the LED)	
	SVC03 (blink the LED)	
	\mathcal{O}_{1}	Τ0

	SVC12 (sleep, seconds)	16
	SVC20 (clear screen)	16
	SVC21 (output number, denary)	16
	SVC22 (output number, hex)	16
	SVC23 (output ASCII character)	16
	SVC24 (draw dot)	
	SVC25 (draw icon)	
	5.1 Screen Colors (8-bit)	17
	5.2 Screen Coordinates	
6	Miscellaneous Reference	18
	6.1 ASCII Character Map	18
	6.2 ARM Thumb Instruction Encoding	19
	6.3 Hexadecimal and Decimal Conversion (Nybbles)	20
	6.4 Branch Offsets (as used in B, BNZ, etc.)	
	ARM Thumb-16 Quick Reference Card	21







XKCD #722, "Computer Problems" (by Randall Munroe)

1 Architecture Summary

In this course, we will be learning ARM Thumb machine language. ARM is one of the most common instruction set architectures in the world.

It is used in almost all cellular phones, most tablets, and many laptop computers, in addition to a large share of the microcontrollers in cars and everyday items.

ARM Thumb is a portion of the instruction set consisting of 16 bit long instructions. Normal ARM instructions are 32 bits long, but we will not use them in this class.

Specifically, we are writing code for the ARMv7 Thumb architecture. Its characteristics are:

- 32-bit (4 byte) register (word) size
- 32-bit (4 byte) address size
- 16-bit (2 byte) instruction length
- Addresses point to individual bytes. Instructions and words should be aligned in memory.
 - An address pointing aligned with the beginning of a word will end in 0, 4, 8, or C in base 16.
 - An address pointing to an instruction will end in 0, 2, 4, 6, 8, A, C, or E in base 16.
- Instructions can access memory, or perform arithmetic, but not both (RISC / load-store machine).
- Eight general-purpose registers are easily accessed (r0-r7).
- Five additional general-purpose registers are more difficult to access (r8-r12)
- Three special purpose registers (stack pointer, link register, and program counter)
- Capable ALU with hardware multiplier and standard flags:
 - N (negative),
 - Z (zero),
 - C (carry),
 - and V (overflow)

1.1 Machine Language vs. Assembly Language

In this course, we are writing programs in machine language. This is a raw sequence of numbers that tells the computer what to do.

One step up from machine language is to use assembly language, where we write one line of code for each instruction, and the assembler translates this into machine language. Assemblers make this process slightly easier by handling the details of instruction encoding and calculating addresses for the programmer.

2 ARM-Thumb Basic Instructions

The following are just a few of the many instructions in the ARM-Thumb instruction set. There are enough instructions in this manual to be able to write any program. In other words, this set of instructions are Turing-complete. But other instructions, not listed here, are often necessary to write the shortest and fastest possible program.

ADD (add immediate)

0011 Oddd iiii iiii

Add an 8 bit value (included in the instruction) to a register. Flags are updated based on the result value.

$$r[d] = r[d] + i$$

ddd	(3 bits)	This is the register number of the operand to add to, and the
		destination register where the result should be placed.
iiii iiii	(8 bits)	This is the value that should be added, included as an imme-
	,	diate operand in the instruction.

Examples:

0011 Oddd iiii iiii	3???	Basic instruction encoding
0011 0000 0000 0001	3001	Adds the number 1 to $r0$
0011 0011 0001 0010	3312	Adds the number 12_{16} (18_{10}) to $r3$
0011 0111 1010 0101	37A5	Adds the number $A5_{16}$ (165 ₁₀) to $r7$

ADD (add registers)

0001 100m mmnn nddd

Add two registers together, storing the result in a (optionally different) third register. Flags are updated.

$$r[d] = r[m] + r[n]$$

mmm	(3 bits)	This is the register number of the first operand to add.
nnn	(3 bits)	This is the register number of the second operand to add.
ddd	(3 bits)	This is the register number to store the result in.

- I				
0001 1	00m mmnn	nddd	1???	Basic instruction encoding
0001 1	000 0000	0000	1800	Adds $r0$ to register $r0$ and stores the result
				in $r0$ (doubles $r0$)
0001 1	000 0101	0011	1853	Adds $r1$ to $r2$ and stores the result in $r3$
0001 1	000 1000	1011	188B	Adds $r2$ to $r1$ and stores the result in $r3$
				(same as above)

B (branch) 1110 0iii iiii iiii

Branches the program counter to a new location. (Goto a different part of your program)

$$pc = pc + 2 * (i+2)$$

Examples:		
1110 Oiii iiii iiii	E???	Basic instruction encoding
1110 0111 1111 0000	E7F0	Goes back to 14 instructions before this
		one.
1110 0111 1111 0001	E7F1	Goes back to 13 instructions before this
		one.
1110 0111 1111 0010	E7F2	Goes back to 12 instructions before this
		one.
1110 0111 1111 1100	E7FC	Goes back to 2 instructions before this one.
1110 0111 1111 1101	E7FD	Goes back to 1 instructions before this one.
1110 0111 1111 1110	E7FE	Goes to THIS instruction (infinite loop)
1110 0111 1111 1111	E7FF	Goes to the instruction after this one (does
		nothing)
1110 0000 0000 0000	E000	Skips 1 instruction after this one
1110 0000 0000 0001	E001	Skips 2 instructions after this one
1110 0000 0000 0010	E002	Skips 3 instructions after this one
1110 0000 0000 1111	E00F	Skips 16 instructions after this one

CMP (compare registers)

0100 0010 10mm mnnn

Subtracts one register from another and updates flags. The result of the subtraction is thrown away.

$$tmp = r[n] - r[m]$$

nnn	(3 bits)	This is the register number of the operand to subtract from.
mmm	(3 bits)	This is the register number of the subtrahend

0100 0010 10mm mnnn	42??	Basic instruction encoding
0100 0010 1000 0001	4281	Subtracts $r0$ from register $r1$ and updates
		flags
0100 0010 1011 1110	42BE	Subtracts $r7$ from register $r6$ and updates
		flags

Moves a value, provided in the instruction, into a chosen register.

$$r[d] = i$$

ddd	(3 bits)	This is the register number where the result should be placed.		
iiii iiii	(8 bits)	This is the value that should be placed into the destination		
		register. The high 24 bits of the register will be 0 and the		
		remaining 8 bits will be the immediate value.		

Examples:

0010 Oddd iiii iiii	2???	Basic instruction encoding
0010 0000 0000 0000	2000	Sets $r0$ to the value 0
0010 0111 1111 1111	27FF	Sets $r7$ to the value FF_{16} (255 ₁₀)
0010 0010 0000 0101	2205	Puts the number 5 in r^2

MOV (move register)

0100 0110 00mm mddd

Copies a value from one register to another.

$$r[d] = r[m]$$

mmm	(3 bits)	This is the register number from which the value should be
		copied.
ddd	(3 bits)	This is the register number where the value should be placed.

0100 0110 00mm mddd	46??	Basic instruction encoding
0100 0110 0000 1000	4608	Sets $r0$ to the value in $r1$
0100 0110 0000 0001	4601	Sets $r1$ to the value in $r0$
0100 0110 0011 1110	463E	Sets $r6$ to the value of $r7$

Multiplies register n by register d, and stores the result in register d.

r[d	=	r	[d]	*	r	[n]	

nnn	(3 bits)	This is the register number that contains the first number to be multiplied.
ddd	(3 bits)	This is the register number with the second multiplicand, and where the value should be placed.

Examples:

0100 0011 01nn nddd	43??	Basic instruction encoding
0100 0011 0100 0000	4340	Squares $r0$ and puts the result back in $r0$
0100 0011 0100 1000	4348	Sets $r0$ to $r1$ times $r0$
0100 0011 0100 0001	4341	Sets $r1$ to $r1$ times $r0$
0100 0011 0110 0011	4363	Sets $r3$ to $r3$ times $r4$

SUB (subtract immediate)

0011 1ddd iiii iiii

Subtract an 8 bit value (included in the instruction) from a register. Flags are updated based on the result value.

$$r[d] = r[d] - i$$

ddd	(3 bits)	This is the register number of the operand to subtract from, and the destination register where the result should
iiii iiii	(8 bits)	be placed. This is the value that should be subtracted, included as an immediate operand in the instruction.

0011 1ddd iiii iiii	3???	Basic instruction encoding
0011 1000 0000 0001	3801	Subtracts the number 1 to $r0$
0011 1011 0011 0001	3B32	Subtracts the number 32_{16} (50_{10}) from $r3$
0011 1111 1010 0101	3FA5	Subtracts the number $A5_{16}$ (165 ₁₀) from $r7$

Subtract one register from another, storing the result in a (optionally different) third register. Flags are updated.

$$r[d] = r[n] - r[m]$$

nnn	(3 bits)	This is the register number of the operand to subtract.
nnn	(3 bits)	This is the register number of the operand to subtract from.
ddd	(3 bits)	This is the register number to store the result in.

0001 101m mmnn	nddd	1???	Basic instruction encoding
0001 1010 0000	0000	1A00	Subtracts $r0$ from register $r0$ and stores
			the result in $r0$ (sets $r0$ to 0)
0001 1010 0101	0011	1A53	Subtracts $r1$ from $r2$ and stores the result
			in $r3$
0001 1000 1000	1011	1A8B	Subtracts $r2$ from $r1$ and stores the result
			in $r3$

3 ARM-Thumb Conditional Branches

BZ (branch if zero/equal)

1101 0000 iiii iiii

Branches the program counter to a new location, IF the Z flag is set. This will branch if the result of the previous ALU operation was zero, or after using the CMP instruction on two equal values. If the Z flag is not set, this instruction does nothing and execution continues at the next instruction.

IF
$$Z$$
: $pc = pc + 2 * (i + 2)$

iiiiiii (8 bits) Number of instructions to jump forward (or backwards, if negative...)

D0??	Basic instruction encoding
D0F0	IF Z: Goes back to 14 instructions before
	this one.
D0F1	IF Z: Goes back to 13 instructions before
	this one.
D0F2	IF Z : Goes back to 12 instructions before
	this one.
D0FC	IF Z: Goes back to 2 instructions before
	this one.
D0FD	IF Z : Goes back to 1 instructions before
	this one.
D0FE	IF Z : Goes to THIS instruction (infinite
	loop)
D0FF	IF Z : Goes to the instruction after this one
	(does nothing)
D000	IF Z : Skips 1 instruction after this one
D001	IF Z : Skips 2 instructions after this one
D002	IF Z : Skips 3 instructions after this one
D00F	IF Z : Skips 16 instructions after this one
	D0F0 D0F1 D0F2 D0FC D0FD D0FE D0FF D000 D001 D002

Branches the program counter to a new location, IF the Z flag is **not** set. This will branch if the result of the previous ALU operation wasn't zero, or after using the CMP instruction on two inequal values.

IF NOT
$$Z$$
: $pc = pc + 2 * (i + 2)$

iiiiiii (8 bits) Number of instructions to jump forward (or backwards, if negative...)

Examples:		
1101 0001 iiii iiii	D1??	Basic instruction encoding
1101 0001 1111 0000	D1F0	IF NOT Z: Goes back to 14 instructions
		before this one.
1101 0001 1111 0001	D1F1	IF NOT Z : Goes back to 13 instructions
		before this one.
1101 0001 1111 1101	D1FD	IF NOT Z: Goes back to 1 instructions
		before this one.
1101 0001 1111 1111	D1FF	before this one. IF NOT Z : Goes to the instruction after
1101 0001 1111 1111	D1FF	
1101 0001 1111 1111	D1FF D100	IF NOT Z : Goes to the instruction after
		IF NOT Z: Goes to the instruction after this one (does nothing)
		IF NOT Z: Goes to the instruction after this one (does nothing) IF NOT Z: Skips 1 instruction after this

BMI (branch if negative)

1101 0100 iiii iiii

Branches the program counter to a new location, IF the if the result of the previous ALU operation was less than zero, or after using the CMP instruction where the comparand is larger than the other value.

IF
$$N: pc = pc + 2 * (i + 2)$$

iiiiiii (8 bits) Number of instructions to jump forward (or backwards, if negative...)

1101 0100 iiii iiii	D4??	Basic instruction encoding
1101 0100 1111 0000	D4F0	IF N: Goes back to 14 instructions before
		this one.
1101 0100 1111 1101	D4FD	IF N : Goes back to 1 instructions before
		this one.
		01115 0110.
1101 0100 1111 1111	D4FF	IF N: Goes to the instruction after this
1101 0100 1111 1111	D4FF	
1101 0100 1111 1111	D4FF D400	IF N: Goes to the instruction after this

4 ARM-Thumb Miscellaneous Instructions

LSL (logical shift left, immediate)

0000 Oiii iimm mddd

Shifts register n left by a fixed number of bits, and stores the result in register d.

$$r[d] = r[m] << immediate$$

iiiii	(5 bits)	This is the number of bits to shift the number left.
mmm	(3 bits)	This is the register number that contains the number to be shifted.
ddd	(3 bits)	This is the register number to store the result in.

Examples:

0000 Oiii iimm mddd	0???	Basic instruction encoding
0000 0000 0100 0000	0040	Shifts $r0$ one bit left (doubling it) and puts
		the result back in $r0$
0000 0010 0010 0111	0227	Shifts r4 eight bits left (multiplying by
		256) and puts the result in $r7$

ORR (logical or, register)

0100 0011 00mm mddd

Computes the logical or operation of registers m and d, and stores the result back in register d.

$$r[d] = r[m]$$
 logical-or $r[d]$

mmm	(3 bits)	This is the register number that contains the first operand
		for logical-or.
ddd	(3 bits)	This is the register number that contains the second operand
		for logical-or, and the destination register to store the result
		within.

0100 0011 00mm mddd	43??	Basic instruction encoding
0100 0011 0000 1000	4308	Ors $r1$ with $r0$ and stores the result in $r0$
0100 0011 0010 1110	432E	Ors $r5$ with $r6$ and stores the result in $r6$

Computes the logical and operation of registers m and d, and puts the result back in register d.

r[d] = r[m] logical-and $r[d]$					
mmm	(3 bits)	This is the register number that contains the first operand			
		for logical-and.			
ddd	(3 bits)	This is the register number that contains the second operand			
		for logical-and, and the destination register to put the result			
		within.			

Examples:

0100 0000 00mm mddd	40??	Basic instruction encoding
0100 0000 0000 1000	4008	Ands $r1$ with $r0$ and stores the result in $r0$
0100 0000 0010 1110	402E	Ands $r5$ with $r6$ and stores the result in $r6$

LDR (load register)

0101 100m mmnn nttt

Retrieves the word at the memory address formed from the sum of registers m and n, and puts the result in register t.

		r[t] = memory(r[m] + r[n])
mmm	(3 bits)	This is the first register that is combined to form the memory address.
nnn	(3 bits)	This is the second register that is combined to form the memory address.
ttt	(3 bits)	This is the target, where the word retrieved from memory is placed.

0101 100m mmnn nttt	5???	Basic instruction encoding
0101 1001 1100 0001	59C1	Loads the value from address $r7 + r0$ into
		r1


Forms a memory address by adding registers m and n, and stores the contents of register t at that location.

		memory(r[m] + r[n]) = r[t]
mmm	(3 bits)	This is the first register that is combined to form the memory address.
nnn	(3 bits)	This is the second register that is combined to form the memory address.
ttt	(3 bits)	The contents of this register are stored to the chosen location in memory.

Exam	ples:
LIZECTII	PICO.

0101 000m mmnn nttt	5???	Basic instruction encoding
0101 0001 1100 0001	51C1	Stores the value in $r1$ to the address $r7 + r0$

4.1 Logical Shifting (Illustrated)



4.2 Putting a Large Value in a Register

Often, it will be desirable to put a number larger than we can have in a single immediate into a register. The immediate move instruction available to us only can place an 8 bit value in a register, but registers are 32 bits wide.

There are many ways to accomplish this, including using load instructions. However, it can be complicated to calculate addresses. Below is a simple method to place the value 12345678_{16} into r0, while using r1 as a temporary space.

20 <u>12</u>	MOV $r0$, 12_{16}	Places the value 12_{16} into $r0$.
0200	LSL $r0$, $r0$, #8	Shifts $r0$ left 8 bits; it now contains 1200_{16} .
21 <u>34</u>	MOV $r1$, 34_{16}	Puts 34_{16} into $r1$.
4309	ORR $r0$, $r1$	Ors $r0$ and $r1$, putting the result in $r0$, which now contains 1234_{16} .
0200	LSL $r0$, $r0$, #8	Shifts $r0$ left 8 bits; it now contains 123400_{16} .
21 <u>56</u>	MOV $r1$, 56_{16}	Puts 56_{16} into $r1$.
4309	ORR $r0$, $r1$	Ors $r0$ and $r1$, putting the result in $r0$, which now contains 123456_{16} .
0200	LSL $r0$, $r0$, #8	Shifts register 0 left 8 bits; it now contains 12345600_{16} .
21 <u>78</u>	MOV $r1$, 78_{16}	Puts 78_{16} into $r1$.
4309	ORR $r0$, $r1$	Ors $r0$ and $r1$, putting the result in $r0$, which now contains $12345678_{16}!$

In this way, we can put large numbers into any of our registers. This approach isn't terribly efficient: 10 instructions and 20 bytes are used to load a 4 byte word into a register, but it is simple and it works.

5 Special (SuperVisor Call) Instructions

These are special instructions that I have set up to be available on the computing environment you will use. They provide input and output (I/O) functionality and other convenient features. Many of these expect for an appropriate value to be loaded to r0 (or other registers) before executing them.

SVC00 (toggle LED)

1101 1111 0000 0000

If the LED is off, this turns it on. Otherwise, it turns the LED off.

1101 1111 0000 0000

DF00

Basic instruction encoding

SVC01 (turn LED off)

1101 1111 0000 0001

Turns the LED off.

1101 1111 0000 0001

DF01

Basic instruction encoding

SVC02 (turn LED on)

1101 1111 0000 0010

Turns the LED on.

1101 1111 0000 0010

DF02

Basic instruction encoding

SVC03 (blink the LED)

1101 1111 0000 0011

This slowly blinks the LED. The value in r0 determines how many times the LED blinks.

1101 1111 0000 0011

DF03

Basic instruction encoding

SVC11 (sleep, tenths)

1101 1111 0001 0001

This freezes the program for a short amount of time. The length of time, in tenths of a second, is specified in r0. For instance, if r0 is 15, this will wait 1.5 seconds before the program resumes running.

1101 1111 0001 0001

DF11

Basic instruction encoding

SVC12 (sleep, seconds)

1101 1111 0001 0010

This freezes the program for a short amount of time. The length of time, in seconds, is specified in r0. For instance, if r0 is 15, this will wait 15 seconds before the program resumes running.

1101 1111 0001 0010

DF12

Basic instruction encoding

SVC20 (clear screen)

1101 1111 0010 0000

This clears the top half of screen and positions the cursor to write out text at the upper left.

1101 1111 0010 0010

DF20

Basic instruction encoding

SVC21 (output number, denary)

1101 1111 0010 0001

This prints the number in r0 on the screen, as a base 10 (denary) number. For instance, if r0 is F_{16} (or 15_{10}), this will write the number 15 on the screen.

1101 1111 0010 0001

DF21

Basic instruction encoding

SVC22 (output number, hex)

1101 1111 0010 0010

This prints the number in r0 on the screen, as a base 16 (hexadecimal) number. For instance, if r0 is F_{16} (or 15_{10}), this will write F on the screen.

1101 1111 0010 0010

DF22

Basic instruction encoding

SVC23 (output ASCII character)

1101 1111 0010 0011

This prints the character in r0 on the screen. Only the last 8 bits of r0 are used. For instance, if r0 is $4D_{16}$ (or 77_{10}), this will write the character 'M' on the screen. See the ASCII chart later in this guide for reference.

1101 1111 0010 0011

DF23

Basic instruction encoding

This changes the color of one pixel on the screen. The color to put in the pixel is stored as an 8 bit value in r0. The coordinates to change are (r1, r2).

1101 1111 0010 0100

DF24

Basic instruction encoding

SVC25 (draw icon)

1101 1111 0010 0101

This draws a 32 byte (16 halfword) icon on the screen. The icon is expected to immediately follow this instruction, and when the draw is complete the instruction pointer will be increased by 22_{16} to skip the icon data. The color to draw the icon is stored as an 8 bit value in r0. The coordinates to draw the icon at are (r1, r2).

1101 1111 0010 0101

DF25

Basic instruction encoding (32 bytes of icon data follow)

5.1 Screen Colors (8-bit)

SVC25 and SVC24 take in r0 an 8-bit color value. This is formatted as RRGG GBBB, where RR is a two-bit value indicating the intensity of the color red, GGG is a three-bit value indicating the intensity of green, and BBB is a three-bit value indicating the intensity of the color blue.

For instance, if it's desired to draw an icon with the color purple, that requires bright red and bright blue, with no green. Therefore, we will use the color 1100 0111 for full intensity red, no green, and full intensity blue. This becomes the value $C7_{16}$ which can be placed into R0 with the instruction MOV R0, F8 encoded as 20C7.

5.2 Screen Coordinates

Screen drawing routines also take in coordinates in (r1, r2). Unlike graphing coordinates, as y gets bigger this moves down the screen. The upper left corner of the screen is at (0, 0). The upper right of the screen is at (160, 0). The bottommost row you should draw on is row 53, which means the other two corners are at (0, 53) and (160, 53).

6 Miscellaneous Reference

6.1 ASCII Character Map

b7	0 0	0	0	1	1	1	1
b6	0 0	1	1	0	0	1	1
b5							
BITS	0 1	0	1	0	1	0	1
DIT 5		SYM	BOLS				
	CONTROL	NUM	DEDC	UPPE	R CASE	LOWE	R CASE
b4 b3 b2 b1		NOW	DEKS				
	0 16	32	48	64	80	96	112
0 0 0 0	NUL DLE	SP	30	@	P 50	60	70 p
	1 17	33	49	65	81	97	113
0 0 0 1	SOH DC1	!	1	Α	Q Q	a	_ q
	1 11 2 18	21 34	31 50	41 66	51 82	61 98	71 114
0 0 1 0	STX DC2	"	2	В	R	b	r
	2 12	22	32	42	52	62	72
0 0 1 1	³ ETX ¹⁹ DC3	35 #	3	67 C	83 S	99 C	115 S
	3 13	#	33	43	53	63	73
0 1 0 0	4 20	36 •	52	68	84	100	116
0 1 0 0	EOT DC4	\$	4 34	D	T 54	d 64	74
	4 14 5 21	37	53	69	85	101	117
$0 \ 1 \ 0 \ 1$	ENQ NAK	%	5	E	U	е	u
	5 15 6 22	25 38	35 54	45 70	55 86	65 102	75 118
0 1 1 0	ACK SYN	° &	6	l F	υ V	f	V
	6 16	26	36	46	56	66	76
0 1 1 1	7 BEL 23 ETB	39	⁵⁵ 7	⁷¹ G	87 W	103 o	119 W
	7 17 8 24	27	37	47	57	67 g	77
1 0 0 0	8 24 CAN	40	56	72	88	104	120
1 0 0 0	BS CAN	28	8	H	X 58	h	78 X
	9 25	41	57	73	89	105	121
1 0 0 1	HT EM)	9		Υ Υ	i	y 79
	9 19 10 26	29 42	39 58	49 74	59 90	69 106	122
1 0 1 0	LF SUB	*	:	J	^o Z	j	z
	A 1A	2A 43	3A	4A	5A	6A	7A
1 0 1 1	11 VT 27 ESC	+	59	⁷⁵ K	91	107 k	123 {
	B 1B	2B	3B '	4B	5B	6B	7B
1 1 0 0	12 28 EC	44	60	76 I	92	108	124
1 1 0 0	FF FS	$_{ m 2C}$,	3C	4C	5C \	6C	7C
	13 29	45	61	77	93	109	125
1 1 0 1	CR GS		=	_{4D} M		_{eD} m	}
	D 1D 14 30	2D 46	3D 62	4D 78	5D 94	6D 110	7D 126
1 1 1 0	SO RS		>	Ν	^	n	~
	E 1E	2E	3E	4E	5E	6E	7E
1 1 1 1	¹⁵ SI ³¹ US	47 /	63 ?	⁷⁹ O	95	111 O	DEL
	F 1F	2F	3F	$_{ m 4F}$	5F —	6F	7F
	-	•	•	•	•	-	

LEGEND:

CHAR

Victor Eijkhout Dept. of Comp. Sci. University of Tennessee Knoxville TN 37996, USA

(modified by Michael Lyle, 2021)

6.2 ARM Thumb Instruction Encoding

	Format	15	14	13	12	11	10	9	8	7 6	5 4 3	2 1 0
Move shifted register	01	0	0	0	C)p		0	ffse	et5	Rs	Rd
Add and subtract	02	0	0	0	1	1	1	Ор	l .	Rn/ fset3	Rs	Rd
Move, compare, add, and subtract immediate	03	0	0	1	С)p		Rd			Offset	3
ALU operation	04	0	1	0	0	0	0		0)p	Rs	Rd
High register operations and branch exchange	05	0	1	0	0	0	1	С	р	H1 H2	Rs/Hs	RdHd
PC-relative load	06	0	1	0	0	1		Rd			Word8	3
Load and store with relative offset	07	0	1	0	1	L	В	0		Ro	Rb	Rd
Load and store sign-extended byte and halfword	08	0	1	0	1	Н	S	1		Ro	Rb	Rd
Load and store with immediate offset	09	0	1	1	В	L		0	ffse	et5	Rb	Rd
Load and store halfword	10	1	0	0	0	L		0	ffse	et5	Rb	Rd
SP-relative load and store	11	1	0	0	1	L		Rd			Word8	3
Load address	12	1	0	1	0	SP		Rd			Word8	3
Add offset to stack pointer	13	1	0	1	1	0	0	0	0	s	SWor	d7
Push and pop registers	14	1	0	1	1	L	1	0	R		Rlist	
Multiple load and store	15	1	1	0	0	L		Rb			Rlist	
Conditional branch	16	1	1	0	1		Co	ond			Softset	8
Software interrupt	17	1	1	0	1	1	1	1	1		Value8	3
Unconditional branch	18	1	1	1	0	0				Of	fset11	
Long branch with link	19	1	1	1	1	н				C	Offset	
	Format	15	14	13	12	11	10	9	8	7 6	5 4 3	2 1 0

Source: DDI0210, Arm Limited, 2004

6.3 Hexadecimal and Decimal Conversion (Nybbles)

Decimal	Binary	Hexadecimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F

6.4 Branch Offsets (as used in B, BNZ, etc.)

Number of Instructions	Address	8 Bit Conditional	11 Bit Branch Offset
	Offset	Branch Offset	
Back 30	$-3C_{16}$	$E0_{16}$	$7E0_{16}$
Back 29	$-3A_{16}$	$E1_{16}$	$7E1_{16}$
Back 16	-20_{16}	EE_{16}	$7EE_{16}$
Back 15	$-1E_{16}$	EF_{16}	$7EF_{16}$
Back 14	$-1C_{16}$	$F0_{16}$	$7F0_{16}$
Back 13	$-1A_{16}$	$F1_{16}$	$7F1_{16}$
Back 12	-18_{16}	$F2_{16}$	$7F2_{16}$
Back 2	-4_{16}	FC_{16}	$7FC_{16}$
Back 1	-2_{16}	FD_{16}	$7FD_{16}$
Infinite Loop	0	FE_{16}	$7FE_{16}$
Forward 1 (Do Nothing)	$+2_{16}$	FF_{16}	$7FF_{16}$
Forward 2 (Skip 1)	$+4_{16}$	00_{16}	000_{16}
Forward 3 (Skip 2)	$+6_{16}$	01_{16}	001_{16}
Forward 15 (Skip 14)	$+1E_{16}$	$0E_{16}$	$00E_{16}$
Forward 16 (Skip 15)	$+20_{16}$	$0F_{16}$	$00F_{16}$
Forward 17 (Skip 16)	$+22_{16}$	10_{16}	010_{16}
Forward 18 (Skip 17)	$+24_{16}$	11_{16}	011_{16}

Thumb[®] 16-bit Instruction Set Quick Reference Card

This card lists all Thumb instructions available on Thumb-capable processors earlier than ARM®v6T2. In addition, it lists all Thumb-2 16-bit instructions. The instructions shown on this card are all 16-bit in Thumb-2, except where noted otherwise.

All registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Key to Tables			
જ	See Table ARM architecture versions.	<lost><lost><lost< li=""></lost<></lost></lost>	A comma-separated list of Lo registers. plus the LR, enclosed in braces, { and }.
<lose></lose>	A comma-separated list of Lo registers, enclosed in braces, { and }.	<lost><lost><lost< li=""></lost<></lost></lost>	A comma-separated list of Lo registers. plus the PC, enclosed in braces, { and }.

Oneration	3	8	Accompler	Indates	Action	Notes
Opel atloll		ı	Assemble:		ACTION	Motes
Move	Immediate	₽i	MOVS Rd, # <imm></imm>	N N	Rd := imm	imm range 0-255.
	Lo to Lo	Zi.	MOVS Rd, Rm	N N	Rd := Rm	Synonym of LSLS Rd, Rm, #0
	Hi to Lo, Lo to Hi, Hi to Hi	2i	MOV Rd, Rm		Rd := Rm	Not Lo to Lo.
	Any to Any	9 W	MOV Rd, Rm		Rd := Rm	Any register to any register.
Add	Immediate 3	P.	ADDS Rd, Rn, # <imm></imm>	N Z C V	Rd := Rn + imm	imm range 0-7.
	All registers Lo	K.	ADDS Rd, Rn, Rm	N Z C V	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi	K.	ADD Rd, Rd, Rm		Rd := Rd + Rm	Not Lo to Lo.
	Any to Any	T2 A	ADD Rd, Rd, Rm		Rd := Rd + Rm	Any register to any register.
	Immediate 8	KZ,	ADDS Rd, Rd, # <imm></imm>	N Z C V	Rd := Rd + imm	imm range 0-255.
	With carry	44	ADCS Rd, Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
	Value to SP	KZ.	ADD SP, SP, # <imm></imm>		SP := SP + imm	imm range 0-508 (word-aligned).
	Form address from SP	ď	ADD Rd, SP, # <imm></imm>		Rd := SP + imm	imm range 0-1020 (word-aligned).
	Form address from PC	44	ADR Rd, <label></label>		Rd := label	label range PC to PC+1020 (word-aligned).
Subtract	Lo and Lo	U	SUBS Rd, Rn, Rm	N Z C V	Rd := Rn – Rm	
	Immediate 3	UĮ	SUBS Rd, Rn, # <imm></imm>	N Z C V	Rd := Rn - imm	imm range 0-7.
	Immediate 8	UĮ	SUBS Rd, Rd, # <imm></imm>	N Z C V	Rd := Rd - imm	imm range 0-255.
	With carry	01	SBCS Rd, Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
	Value from SP	U	SUB SP, SP, # <imm></imm>		SP := SP - imm	imm range 0-508 (word-aligned).
	Negate	Ъ	RSBS Rd, Rn, #0	N Z C V	Rd := -Rn	Synonym: NEGS Rd, Rn
Multiply	Multiply	Ā	MULS Rd, Rm, Rd	* * Z N	Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T and above
Compare		J	CMP Rn, Rm	NZCV	update APSR flags on Rn – Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	Negative	U	CMN Rn, Rm		update APSR flags on Rn + Rm	
	Immediate	J	CMP Rn, # <imm></imm>	N Z C V	update APSR flags on Rn – imm	imm range 0-255.
Logical	AND	P.	ANDS Rd, Rd, Rm	ZN	Rd := Rd AND Rm	
	Exclusive OR	щ	EORS Rd, Rd, Rm	N Z	Rd := Rd EOR Rm	
	OR	U	ORRS Rd, Rd, Rm		Rd := Rd OR Rm	
	Bit clear	щ	BICS Rd, Rd, Rm	N Z	Rd := Rd AND NOT Rm	
	Move NOT	Zi	MVNS Rd, Rd, Rm		Rd := NOT Rm	
	Test bits	1	TST Rn, Rm		update APSR flags on Rn AND Rm	
Shift/rotate	Logical shift left	I	LSLS Rd, Rm, # <shift></shift>		Rd := Rm << shift	Allowed shifts 0-31. * C flag unaffected if shift is 0.
		Н	LSLS Rd, Rd, Rs	N Z C*	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Logical shift right	Н	LSRS Rd, Rm, # <shift></shift>	N Z C	Rd := Rm >> shift	Allowed shifts 1-32.
		Н	LSRS Rd, Rd, Rs	x Z C*	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Arithmetic shift right	r4	ASRS Rd, Rm, # <shift></shift>	N Z C	Rd := Rm ASR shift	Allowed shifts 1-32.
		74	ASRS Rd, Rd, Rs	* Z Z Z	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	Rotate right	щ	RORS Rd, Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.

Thumb 16-bit Instruction Set Quick Reference Card

Operation		s	Assembler	Action	Notes
Load	with immediate offset, word	,	LDR Rd, [Rn, # <inm>]</inm>	Rd := [Rn + imm]	imm range 0-124, multiple of 4.
	halfword		LDRH Rd, [Rn, # <imm>]</imm>	Rd := ZeroExtend([Rn + imm][15:0])	Clears bits 31:16. imm range 0-62, even.
	byte		Rď,	Rd := ZeroExtend([Rn + imm][7:0])	Clears bits 31:8. imm range 0-31.
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, <label></label>	Rd := [label]	label range PC to PC+1020 (word-aligned).
	SP-relative		LDR Rd, [SP, # <imm>]</imm>	Rd := [SP + imm]	imm range 0-1020, multiple of 4.
	Multiple, not including base		LDM Rn!, <loreglist></loreglist>	Loads list of registers (not including Rn)	Always updates base register, Increment After.
	Multiple, including base		LDM Rn, <loreglist></loreglist>	Loads list of registers (including Rn)	Never updates base register, Increment After.
Store	with immediate offset, word		STR Rd, [Rn, # <imm>]</imm>	[Rn + imm] := Rd	imm range 0-124, multiple of 4.
	halfword		STRH Rd, [Rn, # <imm>]</imm>	[Rn + imm][15:0] := Rd[15:0]	Ignores Rd[31:16]. imm range 0-62, even.
	byte		STRB Rd, [Rn, # <imm>]</imm>	[Rn + imm][7:0] := Rd[7:0]	Ignores Rd[31:8]. imm range 0-31.
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, # <imm>]</imm>	[SP + imm] := Rd	imm range 0-1020, multiple of 4.
	Multiple		STM Rn!, <loreglist></loreglist>	Stores list of registers	Always updates base register, Increment After.
Push	Push		PUSH <loreglist></loreglist>	Push registers onto full descending stack	
	Push with link		PUSH <loreglist+lr></loreglist+lr>	Push LR and registers onto full descending stack	
Pop	Pop		POP <loreglist></loreglist>	Pop registers from full descending stack	
	Pop and return	4T	POP <loreglist+pc></loreglist+pc>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <loredlist+pc></loredlist+pc>	Pop, branch, and change to ARM state if address[0] = 0	
If-Then	If-Then	T2	<pre>IT{pattern} {cond}</pre>	Makes up to four following instructions conditional, according to pattern, pattern is a string of up to three letters. Each letter can be T (Then) or E (Else).	The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is E. See Table Condition Field.
Branch	Conditional branch		B{cond} <label></label>	If {cond} then PC := label	label must be within – 252 to + 258 bytes of current instruction. See Table Condition Field .
	Compare, branch if (non) zero	T2	CB{N}Z Rn, <label></label>	If Rn $\{== \mid !=\} 0$ then PC := label	label must be within +4 to +130 bytes of current instruction.
	Unconditional branch		B <label></label>	PC := label	label must be within ±2KB of current instruction.
	Long branch with link		BL <label></label>	LR := address of next instruction, PC := label	This is a 32-bit instruction. Table must be within ±4MB of current instruction (T2: ±16MB).
	Branch and exchange		BX Rm	PC := Rm AND 0xFFFFFFF	Change to ARM state if $Rm[0] = 0$.
	Branch with link and exchange	ST	BLX <label></label>	LR := address of next instruction, PC := label Change to ARM	This is a 32-bit instruction. Table must be within ±4MB of current instruction (T2: ±16MB).
	Branch with link and exchange	ST	BLX Rm	LR := address of next instruction, PC := Rm AND 0xFFFFFFE	Change to ARM state if Rm[0] = 0.
Extend	Signed, halfword to word	9	SXTH Rd, Rm	Rd[31:0] := SignExtend(Rm[15:0])	
	Signed, byte to word	9	SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[7:0])	
	Unsigned, halfword to word	9	UXTH Rd, Rm	Rd[31:0] := ZeroExtend(Rm[15:0])	
	Unsigned, byte to word	9	UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[7:0])	
Reverse	Bytes in word	9	REV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	:= Rm[23:16], Rd[7:0] := Rm[31:24]
	Bytes in both halfwords	9		Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	Rm[23:16], Rd[23:16] := Rm[31:24]
	Bytes in low halfword, sign extend	۵	REVSH Ra, Rm	Kd[15:8] := Km[/:0], Kd[/:0] := Km[15:8], Kd[51:16] := Km[/] * &FFFF	Km[/] * &rrrr

Thumb 16-bit Instruction Set Quick Reference Card

Operation		S	§ Assembler	Action	Notes
Processor	Processor Supervisor Call		SVC <immed_8></immed_8>	Supervisor Call processor exception	8-bit immediate value encoded in instruction. Formerly SWI.
state	Change processor state		6 CPSID <iflags></iflags>	Disable specified interrupts	
cialige		9	CPSIE <iflags></iflags>	Enable specified interrupts	
	Set endianness	9	SETEND <endianness></endianness>	Sets endianness for loads and saves.	<pre><endianness> can be BE (Big Endian) or LE (Little Endian).</endianness></pre>
	Breakpoint	5T	5T BKPT <immed_8></immed_8>	Prefetch abort or enter debug state	8-bit immediate value encoded in instruction.
No Op	No operation		NOP	None, might not even consume any time.	Real NOP available in ARM v6K and above.
Hint	Set event	T2	SEV	Signal event in multiprocessor system.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Wait for event	T2	T2 WFE	Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Wait for interrupt	T2	T2 WFI	Wait for IRQ, FIQ, Imprecise abort, or Debug entry request.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Yield	T2	T2 YIELD	Yield control to alternative thread.	Executes as NOP in Thumb-2. Functionally available in ARM v7.

Condition Field	Pi
Mnemonic	Description
ČЭ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / TO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
NS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AT,	Always. Do not use in B{ cond}

nd can appear in any of these instructions (except CBZ, CBNZ, CPSID,	SETEND).
d can appe	ETEND).
ode, con	I, IT, and S
Thumb-2 c	CPSIE, 1
Ę	

The condition is encoded in a preceding LT instruction (except in the case of B { $\tt cond}$ instructions).

s are explicitly provided in the Assembly language source file, the	ons in the instructions must match the corresponding LT instructions.
If IT instructions are explicitly	conditions in the instructio

ARM architecture versions 4T All Thumb version 5T All Thumb version 6 All Thumb version T2 All Thumb-2 version
--

Proprietary Notice

Words and logos marked with $^{\otimes}$ or $^{\mathrm{ns}}$ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0006E

Change Log

 Issue
 Date
 Change

 A
 Nov 2004
 First Release

 B
 May 2005
 RVCT 2.2 SPI

 C
 March 2006
 RVCT 3.0

 D
 March 2007
 RVCT 3.1

 E
 Sept 2008
 RVCT 4.0