Format 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Move shifted register	01	0	0	0	С	Op Offse			ffse	t5	Rs	Rd	
Add and subtract	02	0	0	0	1	1	1	Ор		Rn/ fset3	Rs	Rd	
Move, compare, add, and subtract immediate	03	0	0	1	С)p	Rd		Offset8				
ALU operation	04	0	1	0	0	0	0	0 0		р	Rs	Rd	
High register operations and branch exchange	05	0	1	0	0	0	1	С	р	H1 H2	Rs/Hs	RdHd	
PC-relative load	06	0	1	0	0	1	Rd			Word8			
Load and store with relative offset	07	0	1	0	1	L	В	0		Ro	Rb	Rd	
Load and store sign-extended byte and halfword	08	0	1	0	1	н	S	1		Ro	Rb	Rd	
Load and store with immediate offset	09	0	1	1	В	L	Offset5			t5	Rb	Rd	
Load and store halfword	10	1	0	0	0	L	Offset5			t5	Rb	Rd	
SP-relative load and store	11	1	0	0	1	L	Rd				Word8		
Load address	12	1	0	1	0	SP	Rd			Word8			
Add offset to stack pointer	13	1	0	1	1	0	0	0	0	S SWord7			
Push and pop registers	14	1	0	1	1	L	1	0	R	Rlist			
Multiple load and store	15	1	1	0	0	L		Rb	Rb Rlist				
Conditional branch	16	1	1	0	1		Cond			Softset8			
Software interrupt	17	1	1	0	1	1	1	1	1	Value8			
Unconditional branch	18	1	1	1	0	0	Offset11						
Long branch with link	19	1	1	1	1	н	d Offset						
	Format	t 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											