Skip to content

Commit

Permalink
Use scalable graphics for synchronous example
Browse files Browse the repository at this point in the history
  • Loading branch information
henrikt-ma committed Aug 25, 2020
1 parent f315aac commit 1f35ddc
Show file tree
Hide file tree
Showing 4 changed files with 1,661 additions and 6 deletions.
12 changes: 6 additions & 6 deletions chapters/synchronous.tex
Expand Up @@ -16,7 +16,7 @@ \subsection{Overview}\label{overview}
The following small example shows the most important elements:
\begin{figure}[H]
\begin{center}
\includegraphics[width=7in,height=4in]{plantmodel}
\includegraphics{plantmodel}
\end{center}
\caption{A continuous plant and a sampled data controller connected together with sample and (zero-order) hold elements.}
\end{figure}
Expand All @@ -26,7 +26,7 @@ \subsection{Overview}\label{overview}
A periodic clock is defined with \lstinline!Clock(3)!. The argument
of \lstinline!Clock! defines the sampling interval (for details see \cref{clock-constructors}).
\item
Clocked variables (such as yd, xd, ud) are associated uniquely
Clocked variables (such as \lstinline!yd!, \lstinline!xd!, \lstinline!ud!) are associated uniquely
with a clock and can only be directly accessed when the associated
clock is active. Since all variables in a clocked equation must belong
to the same clock, clocking errors can be detected at compile time. If
Expand Down Expand Up @@ -56,16 +56,16 @@ \subsection{Overview}\label{overview}
The \lstinline!when!-clause in the controller could also be removed
and the controller could just be defined by the equations:
\begin{lstlisting}[language=modelica]
// discrete controller
E*xd = A*previous(xd) + B*yd;
ud = C*previous(xd) + D*yd;
/* Discrete controller */
E * xd = A * previous(xd) + B * yd;
ud = C * previous(xd) + D * yd;
\end{lstlisting}
\item
\lstinline!previous(xd)! returns the value of \lstinline!xd! at
the previous clock tick. At the first sample instant, the start value
of \lstinline!xd! is returned.
\item
A discrete-time signal (such as ud) is converted to a continuous-time signal with \lstinline!hold!.
A discrete-time signal (such as \lstinline!ud!) is converted to a continuous-time signal with \lstinline!hold!.
\item
If a variable belongs to a particular clock, then all other
equations where this variable is used, with the exception of as
Expand Down
Binary file modified media/plantmodel.pdf
Binary file not shown.
Binary file removed media/plantmodel.png
Binary file not shown.

0 comments on commit 1f35ddc

Please sign in to comment.