


# DIGITAL SYSTEM DESIGN




- Verilog
- is an HDL
  - C like syntax
  - change of thought process

basic building block → Module

port list  
module user\_defined\_name (a, b);

—  
—

endmodule



## Dataflow Modelling

'assign'  $c = a + b$

output is wire by default

- LHS must be declared as type wire
- always use keyword assign before expression

module test(a, b);

input a;

output b; // by default a wire

assign b = a + 1;

endmodule

## Operators in Verilog

Arith: +

-  $a + (\sim b + 1)$  add not double

\*  $a (4b)$   $b (4b)$   $c = a * b$  (4+4)

/  $2^{\text{power}}$  Deno: 1, 2, 4, 8...

% same constraint as divide

\*\*

## Unary Reduction


always 1 bit answer

wire [3:0] a;

wire c;

assign  $c = \& a;$

$a = 4'b1011$



## Logical

always 1 bit answer

assign  $c = a \&& b$

$\boxed{\begin{array}{l} \text{if } (a > 0) \\ 1 \end{array}}$

$$a = 2^r b \mid x$$

$$b = 2'b \mid x$$

assign  $c = (a == b) \rightarrow c = x$

## Concatenation

$$\text{wire } [1,0] \text{ a,b}; \quad a = 2'b11 \quad b = 2'b01$$

wire[3,0] c;

$$c = \{b, a\}; \quad 4'b0111$$

$$\{ \text{sum}, c \} = a + b;$$

$$\{c, \text{sum}\} = a + b$$

## Replication

```
assign c = {{4{a}}}; // a=2'b10
```

4 | 0101010


## Shift Operators

	left	right
Logical	<<	>>
Arith	<<<	>>>

left shift  $\rightarrow$  multiply by  $2^{\text{shift}}$   
right shift  $\rightarrow$  divide by  $2^{\text{shift}}$

## Behavioral Modelling.

LHS type 'reg'  
procedural block



runs once at  
start of execution

loops infinitely


always @ (b,c,e,f)

begin

$$\begin{aligned} a &= b+c \\ d &= e+f \end{aligned}$$

end

] runs if any one of (b,c,e,f) changes



Behav Modelling

- always @ (\*)
- always @ (posedge clk) → physical register only
- always @ (sensitivity list)

(initial) dont use, doesn't map to hardware

sequential logic → works on clock

always @(posedge clk)

$$\begin{cases} a <= c+d \\ e <= f+g \end{cases} \quad ] \text{ DONT WRITE CODE HERE}$$

registers (physical)

Procedural Assignment

$$b=3 \quad c=2 \quad f=1 \quad a=0$$

' = '

$$a = b+c$$

Blocking Assignment

' <= '


$$a <= b+c$$

Non Blocking Assignment

a <= b+c does not assign value to a, stores in temp var at = 5

d <= a+f → dt = 1 value assignment when prog reached 'end'

run in parallel



at 1st pos edge,

$$a = 5$$


$$d = 0$$

in hardware, all registers are updated at the same time (clock)

$\text{clk} \Rightarrow <=$       no  $\text{clk} \Rightarrow =$

$$y[n] = x[n] + 0.5 y[n-1]$$

↑                ↑  
①                ②



if else, case, for, while, repeat, forever

specific to behav modelling. only in blocks (initial or always)

if / else → multiplexer

Syntax 1 assign out = (sel == 0) ? a : b

Syntax 2 always @ \*

begin

if (sel == 0)

out = a

else if (sel == 1)

out = b

end

## Case.

always @ \*

begin

case (sel):


0 : begin out = a; end

1 : begin out = b; end

default : out = 0

endcase

end



case (sel)

0 : out1 = in ;

1 : out2 = in ;

2 : out3 = in ;

3 : out4 = in ;

default : begin out1 = 0; out2 = 0; out3 = 0;  
out4 = 0; end

endcase;

## Repeat

always @ (posedge clk)

begin

repeat (10) // loop

a = a + 1; ————— repeat 10 times

end

Generates copies of hardware. Problem with loops.

for loop always @ ( )

begin

for ( $i=0; i < N; i = i + 1$ )

begin

end

end

while loop

while ( $i < 10$ )

begin

end

forever

wont work on hardware, Just simulation

initial

forever


begin

end


end

## Lab #3

### Task 2.



### Task 3.



4 bit register

# Simulation

## System Tasks

\$monitor

printf

runs infinitely (whenever inputs change)

\$display

cout

display (\$time)

\$time

simulation time

# Number

(delay)

delay in simulation time

physical delay is done by registers

example

initial

clk = 0

initial

begin

forever

begin

#10

delay

clk = ~clk toggle

end

end

alternatively just use

always

inf loop


# 10

clk = ~clk;

## Module Calling (Instantiation)

```
module half_adder (in1,in2,s,c);  
    input in1,in2;  
    output s,c;  
    assign {c,s} = in1 + in2  
end module
```

alternatively,  
reg c,s  
always @ \*  
{c,s} = in1 + in2



```
module full-adder (in1,in2,(cin),cout,s)
```

```
input in1,in2, Cin
```

```
output cout,s
```

// calling module

wire c1, s1, c2; outputs will always be of type wire

half-adder obj (in1,in2,'s1,'c1);

half-adder obj2 ('s1, Cin, 's, 'c2);

assign cout = c1 | c2

end module

now simulation

```
module stimulus();
    reg in1,in2,cin;    wire s,cout;
    fullAdder obj (in1,in2,cin,cout,s);
    initial
    begin
        in1=0; in2=0; cin=0;
        #10
        in1 = 1 ;
        #10
        in2 = 1 ;
        #10
        cin=1;
    end
```

```
initial
$monitor( )
```


```
endmodule
```

input port is defined as wire or reg but output port is always of type wire in module calling.

## Simulation (Revision)

Stimulus or test bench

- verification of main logic
- call diff modules
- i/p's test vectors (inputs)
- main in C



generate

RTL : register transfer level

can be behavioral or hybrid

Parameters

```
module adder (in1,in2,out)
parameter N=1
input [N-1:0] in1,in2 ;
output [N-1:0] out ;
```


endmodule

adder #(,4) obj (in1,in2,out) calling

N=4


adder #(N(4),M(3)) obj (in1,in2,out)

## Guidelines



```
if (sel == 0)
    out = in1;
```

avoid latches at all costs




```
if (sel == 0)
    out = in1;
else
    out = 0;
```

```
out = 0;
if (sel == 0)
    out = in1;
```

Latch



always @ \*

$$a = a + 1$$



combinational logic  
(without clock)


→ infinite loop




delay

# System Design

3 inputs      N bits  
 1 output      M bits



running sum (integrator)  
 add 4 samples, if  $> T$  Led On.





## Chapter 3


Number representation in H/W and arithmetic

In hardware, real #s do not exist  
decimal pt

decimal number formats

fixed pt      floating pt

### Numbers



- sign bit
- 1's complement
- 2's complement
- Canonic Signed Digit (CSD)

### 2's Complement

1's comp + 1'b 1 (@ LSB)

$$-2^3 2^2 2^1 2^0$$

$$\begin{array}{r} 0101 \\ - 1011 \\ \hline 1011 \end{array} \quad (5) \quad (-5)$$

$$-8 + 2 + 1$$

$$\begin{array}{r} 101 \\ - 011 \\ \hline 011 \end{array} \quad (-3) \quad (3)$$

US	S (2's C)
0 0	0
0 1	1
1 0	-2
1 1	-1

to achieve same range,  
need +1 bit

### US

$$\min \rightarrow 0$$

$$\max \rightarrow 2^N - 1$$

### Signed

$$\min \rightarrow -2^{N-1}$$

$$\max \rightarrow 2^{N-1} - 1$$

$$\text{no. of bits} = 3$$

$$-4 \rightarrow 3$$

2's Complement


$$-2^2 2^1 2^0$$

$$5 \rightarrow 0101$$

$$101 \rightarrow -3 \text{ not } 5$$

if MSB 1, -ve ] in 2's Complement  
 if MSB 0, +ve ]

## Sign Extension



assign  $c = a + b$  OK for unsigned

for signed → assign  $c = a + \{ \underbrace{\{ 2^j b[1] \}}_{\text{replicate MSB}}, b \}$   
 and concatenate

$$\begin{array}{r} \text{compare} \\ \hline \begin{array}{r} 1011 \\ 1011 \\ \hline 0110 \end{array} \end{array} \quad \begin{array}{l} (-5) \\ (-5) \\ (-10) \end{array}$$

to identify, compare MSB of inputs and output

underflow

$$\begin{array}{r} \text{compare} \\ \hline \begin{array}{r} 0111 \\ 0001 \\ \hline 1000 \end{array} \end{array} \quad \begin{array}{l} 7 \\ 1 \\ 8 \end{array}$$

overflow

$\{+, +\} \rightarrow -$  assign max (7)

$\{-, -\} \rightarrow +$  assign min (-8)

] error reduced

## Redundant Bits.

		-1	
1	1	-1	
1	1	-1	
1	1	-1	

cant drop  
 010  
 drop  
 0010  
 00010  
 drop 2

## Floating Point Format

decimal pt (real #'s)

IEEE  
format

1	8	23
S	E	M

$$(-1)^s \times 1 - m \times 2^{e-b}$$

$$\begin{array}{r} 0.75 \\ \times 2 \\ \hline 1.5 \\ \times 2 \\ \hline 1.0 \end{array}$$

-4.75  
-100.11

(i) Binary

(ii) Scientific Notation

$$-1.0011 \times 2^2$$

Keep multiplying  
till 0

$$S = 1$$

$$m = 0011$$

$$e-b = 2$$

$$e = 2+b$$

$$= 2+128 = 130$$

$$b = bias = 2^{N-1} - 1$$

N = # of bits for exponent

bias added so exp always +ve

1	10000010	001100...0
---	----------	------------

$$(-1)^1 \times 1.0011 \times 2^{10-128}$$

$$= 1.0011 \times 2^2$$

$$= 100.11$$

-4.75

$$\begin{array}{r} -4.75 \\ \times 0.5 \\ \hline \end{array}$$

$$\begin{array}{r} -1.0011 \times 2^2 \\ \hline 1.0 \times 2^{-1} \end{array}$$

sign      mantissa      powers added  
 multiplied

10 bit format:

$$\begin{array}{l} a = \boxed{1 \quad 0111 \quad 10100} \\ b = \boxed{0 \quad 1001 \quad 01000} \end{array}$$

Step 1.

$$\begin{aligned} S_{ans} &= S_a \otimes S_b \\ &= 1 \otimes 0 = 1 \end{aligned}$$

Step 2.

$$\begin{aligned} e_{ans} &= e_a + e_b - bias \\ &= 7 + 9 - 7 \end{aligned}$$

$$2^{e-b} \rightarrow e = \# + b$$

Step 3.

$$a_m \quad 1\_101$$

$$b_m \quad 1\_01$$

$$\begin{array}{r} 1 \quad 101 \\ 00 \quad 00X \\ \hline 1 \quad 10 \quad 1XX \\ \hline 0.00 \quad 001 \end{array}$$

### Step 4.

normalize

$$1.00000 \times 2^1$$

$$e_{ans} = 9 + 1 = 10$$

### Step 5.

$$m_{ans} = 000001$$

truncate

$$\rightarrow 00000$$

1	1010	00000
---	------	-------

if exponent overflow

inf	0	1111	00000
-inf	1	1111	00000

### Floating Point Addition

#### Step 1

$a_m$  1\_1001 append 1 with mantissa

$b_m$  1\_01

#### Step 2.

identify smaller #  $e_a = 7$

$$e_b = 9$$

shift smaller # to greater exponent  $diff = 2$

$$a_m >> 2 \quad a_{\text{new}} = 0-011001$$

### Step 3

$b-a$   
 $b+(-a)$   
 $b+(\sim a + 1)$   
 2's comp.

Take 2's complement of -ve number

$$a_{\text{new}} = 0-011001$$

$$a_{\text{new}2} = 1-100111$$

### Step 4

$$b_m + a_{\text{new}2}$$

### Step 5

Take 2's comp if ans is -ve

$$1-100111$$

$$1-01$$

### Step 6

normalize

$$1-10111 \times 2^{-1}$$

$$e_{\text{ans}} = 9 - 1 = 8$$

align point

Sign extension

$$\begin{array}{r}
 1-10111 \\
 01-01000 \\
 \hline
 10-110111
 \end{array}$$

### Step 7.

truncate

$$\begin{array}{r}
 \uparrow \\
 \text{ignore} \\
 \text{carry} \\
 100-110111
 \end{array}$$

## Floating pt addition

$$a \quad 1 \ 1011 \ 00100$$

$$b \quad 0 \ 1001 \ 01010$$

### Step 1

$$a_m \quad 1\_00100$$

$$b_m \quad 1\_01010$$

### Step 2

$$e_a = 11 \quad \left. \begin{matrix} e_a - e_b = 2 \\ S_{ans} = 1 \end{matrix} \right\}$$

$$e_b = 9$$

$$b_m \rightarrow 2 \quad b_{new} = 0\_01010$$

### Step 3

$a_m \quad 01\_001$  if MSB is 1, append 0 take 2's comp of -ve  
 $a_{new} \quad 10\_111 \rightarrow$  signed (2's c) so we can add

### Step 4

$$a_{new} + b_{new}$$

0	0 - 010101
1	0 - 111
<hr/>	
11 - 001101	

if extension of Signed number, pre replicate MSB

if extension of unsigned, replicate 0

### Step 5.

$$2^3 c \text{ of answer} \quad 00-110011$$

### Step 6

$$1 - 10011 \times 2^{-1}$$

$$e_{ans} = 111 - 1 = 10$$

### Step 7

$m_{ans} \quad 10011$

1 1010 10011

## Fixed Point

- location of decimal is fixed
- decimal pt is virtual

$Q_{n,m}$  format

$n = \#$  of bits for integer

$m = \#$  of bits for fraction

$x\_xx \quad Q_{1,2}$

Conversion. ( $\#$  into fixed pt format  $Q_{n,m}$ )

$\#_{fixed} = \text{round} (\text{real} \# \times 2^m)$

$\#_{\text{real}} = 2.35$

Save as  $Q_{2,4}$

$n=2, m=4$

$\text{round} (2.35 \times 2^4)$

$\text{round} (37.6) = 38$

real #

fixed pt

2.35

38 &<sub>2.4</sub>

$$\frac{38}{2^4} = 2.375$$

10.0110

$$2^4 2^3 2^2 2^1 2^0 2^{-1} 2^{-2} 2^{-3} 2^{-4}$$

$$\approx 2.375$$

Conversion (fixed pt  $\rightarrow$  real #)

fixed pt /  $2^m$

format selection

process using 6 bits

$$n+m=6$$

① Choose 'n'

2.35 integer  $\geq 2$

$$n=2 \quad m=6-2=4$$

$$x = [-2.35 \quad 3.15 \quad 5.1]$$

$$\text{max : } 5.1 \quad \text{min : } -2.35$$

$n=3+1$  to accommodate 2's complement

max (abs(x)) + 1 if any number -ve.

Real #  $\rightarrow$  Fixed Pt

$$\begin{array}{l} \# = \text{round} (\#_r * 2^m) \\ \text{fixed pt} \end{array}$$

Fixed pt  $\rightarrow$  real #

$$\#_r = \#_{\text{fixed pt}} / 2^m$$

Addition

$$a + b \\ Q_{1.3} + Q_{3.1}$$

$$a = 1.011 \quad b = 0.101$$

$$1 \ 1 \ 1 - 0 \ 1 \ 1$$

$$0 \ 1 \ 0 - 1 \ 0 \ 0$$

$$\boxed{1} \ 0 \ 0 \ 1 - 1 \ 1 \ 1$$

↑  
ignore

$$\begin{array}{r} 1 \ 1 \ 1 - 0 \ 0 \ 1 \\ 1 \ 0 \ 0 - 1 \ 0 \ 0 \\ \hline \boxed{1} \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \end{array}$$

assign  $c_1 = a + b$

if (OF)

$$c = 2^{** (N-1)} - 1$$

else if (UF)

$$c = -2^{** (N-1)}$$

else

$$c = c_1$$

OF/UF = carry into  $\otimes$  MSB

carry out of MSB

if carry in != carry out  
then OF/UF

$$\{c_{in}, c_1\} = a, [4:0] + b, [4:0]$$

$$\{c_{out}, c_2\} = a, [5] + b, [5^-] + c_{in}$$

$$x = [5, 6, -4]$$

$$acc = x + acc$$


$$acc = 5 + 0 : 5$$

$$acc = 6 + 5 : 11$$

$$\begin{array}{r}
 & 0101 \\
 & 0110 \\
 \hline
 & 1011 \\
 & 1100 \\
 \hline
 \boxed{1} & 0111
 \end{array}$$

if final is within range, ignore intermediate OF's

## Fixed Point Multiplier



<u><math>U \times U</math></u>	1 - 011	$Q_{1.3}$	11 1/8
	<u>1 101</u>	$Q_{3.1}$	13 13/2
	00001 101		
	00000 00X		
	00101 1XX		
	<u>01011 XXX</u>		
	10001 111	$Q_{4.4}$	

partial products

SxU

s 1 011

Q<sub>1..3</sub>

-5

u 1 101

Q<sub>3..1</sub>

13

1 1 1 1 1 0 1 1

MSB replication

0 0 0 0 0 0 0 0 x

1 1 1 0 1 1 x x

1 1 0 1 1 x x x

10 1 0 1 1 1 1 1

x

UXS

u 1 1 0 1

13

s 1 0 1 1

-5

0 0 0 0 1 1 0 1

0 replication because PPs are +ve

0 0 0 1 1 0 1 x

0 0 0 0 0 0 x x

1 0 0 1 1 x x x

1 0 1 1 1 1 1 1

0 1 1 0 1  
1 0 0 1 1

Take 2's comp for last P.P (if MSB 1 only)  
Add guard bit

SxS

s 1 1 0 1

-3

s 1 0 1 1

-5

Φ Φ Φ Φ 1 1 0 1

MSB replication

Φ Φ Φ 1 1 0 1 x

0 0 0 0 0 0 x x

Take 2's c without guard bit

0 0 0 1 1 x x x

15

15/2<sup>4</sup>

0 0 0 0 1 1 1 1 1

30

30/2<sup>5</sup>

Corner Case

for SxS left shift by 1

Q<sub>4..1</sub> << 1

Q<sub>3..5</sub>

## Corner Case.

S x S

min x min

$$\begin{array}{r} 1.000 \\ 100.0 \\ \hline 0100.0000 \\ \boxed{100.00000} \end{array} \quad \begin{array}{r} -8 \\ -8 \\ 64 \\ \hline -1 \\ -4 \\ 4 \end{array}$$


after shift number becomes -ve  
which is wrong

don't shift if both min

round before truncate

add 1 in bit to be truncated, then truncate




## Representation of Algorithms

Block Diagram  $\rightarrow$  

Signal Flow Graphs  $\rightarrow$  

Data Flow Graphs  $\rightarrow$  nodes & edges  
 (A)  $\rightarrow$

$$y[n] = x[n] + y[n-1] * a$$



$$f_{\text{sys}} = f_s$$

$$f_{\text{sys}} > f_s$$

$$f_{\text{sys}} < f_s \rightarrow$$

one to one mapping

Time shared architecture / folded architecture

pipelining

resource optimization

parallelism

# Time Shared Architecture

( $f_{sys} > f_s$ )

- Sequential
- Bit Serial
- Byte Serial
- Systolic Arch




## Sequential Arch.

$$f_{sys} = 2 \text{ Hz}$$

$$f_s = 1 \text{ Hz}$$


$$\frac{f_{sys}}{f_s} = 2$$

(# of cycles available per sample)




```

if (!rst)
else
  if (sel == 0)
    out <= reg
  
```





$$\frac{f_{sys}}{f_s} = \frac{4}{1} = 4$$

$$\begin{aligned}
&x * a \\
&+ b \\
&+ c \\
&+ d
\end{aligned}$$



4 times slower than clk



$\text{reset} = \neg(\text{sel} == 0)$  reset acc on 5<sup>th</sup> cycle




if ( $\text{sel} == 0$ )  
~~out <= freq acc~~

Sel  
 00  
 01  
 10  
 11


slow clk =  $\neg \text{sel}[1]$   
 or

slow clk =  $\neg \text{reset}$

## Bit Serial



$$A = -100$$




## → State machines.

an alternate implementation for control unit  
considers systems as states

$$0 \quad S_0 = a+b \quad \text{sel} = 0$$


$$1 \quad S_1 = a+b+c \quad \text{sel} = 1$$



## Representation of SM


### Bubble Diagram

○ states  
→ transition  
in/out




## FSM.

1011    1 bit input    O/P 1 when above pattern is recognized.




Sliding window

For consecutive 1011



## Traffic Controller




- i) at all times major road green
- ii) 30 sec minor green when traffic @ minor road


### Inputs

$Tr$ , timer

### Outputs


Maj, Minor






Design datapath of FSM based controller for 3 entry FIFO with following traits


- FIFO has 2 i/p signals (w & d) for write and delete
- FIFO gives error @ following
  - delete from empty
  - write in full fifo
  - write & delete @ same time



on w, S++  
on d, S--




## Traffic Controller



- i) at all times major road green
- ii) 30 sec minor green when traffic @ minor road

Inputs  
Tr, timer


Outputs  
Maj, Minor






Design datapath of FSM based controller for 3 entry FIFO with following traits

- FIFO has 2 i/p signals (w & d) for write and delete
- FIFO gives error @ following
  - delete from empty
  - write in full fifo
  - write & delete @ same time



D		1	1	0
w	1	1	0	0
s	0	1	2	1

on w, s++  
on d, s--




IPs W D

OPs Wen, Sel, error

W  
0  
0  
1  
1

D  
0  
1  
0  
1




## State Machines

Types:


Mealy Machine : O/P depends on IP & CS

Moore Machine : O/P depends on CS only


mealy




moore



1111 identification (moore)




## Coding of SM.



Parameter  
 $S_0 = 0$  ;  
 $S_1 = 1$  ;  
 $S_2 = 2$  ;  
 $S_3 = 3$  ;

reg [1:0] NS, CS;  
always @ (posedge clk  
if (!rst-n)  
CS <= 0 \$S\_0  
else  
CS <= NS



Parameter  
 $S_0 = 0$

$S_1 = 1$

reg NS, CS  
always @ (posedge clk or..)  
if (!rst-n)  
CS <= S0;  
else  
CS <= NS;

always @ (\*)

case (CS)

$S_0$ : if (in == 0)  
begin  
NS = S0  
out = 0  
end

else  
begin  
NS = S1  
out = 0  
end


$S_1$ : if (in == 0)  
begin  
NS = S1  
out = 0  
end  
else  
begin  
NS = S0  
out = 1  
end

## Algorithmic State Machine (ASM chart)


state

output


decision




Bubble Diagram



for moore,






# Chap 10. Microcoded/Micropogrammed SM



i/P      CS : 1 bit in, 2 bit CS  
 o/P      NS : 1 bit out, 2 bit NS

CS	in	NS	out	
00	0	00	0	0
00	1	01	0	1
01	0	01	0	2
01	1	10	0	3
10	0	10	0	
10	1	00	1	





## Custom Processor Design

ISA → inst set architecture

2 types. ALU Based and Control (Branch, Loop etc)  
 (add, sub, shift etc)