

Monish Nene

ESD LAB2 Report

## Things Learnt in Lab1

RS 232

Interrupts in MSP432 and 89C51

External and internal address Program memory access for 89C51

MAX232


LOGIC Analysis

## Toughest Thing to do

Interfacing 89C51 with EEPROM


Debugging Hardware

## Schematic



## LED Waveform (period 1.122 S)

DSO-X 2022A, MY51290180: Sat Feb 17 13:03:32 2018




## ISR Routine Cycles

	Cycles	Short Interrupt	Long Interrupt
ORG 000BH	0	0	0
INC R3	1	1	1
CPL P1.7	1	1	1
MOV A,R3	1	1	1
JNZ EXIT_ISR	2	2	2
CPL P1.0	1	0	1
MOV R3,#0F6H	1	0	1
CPL A	1	0	1
EXIT_ISR:	0	0	0
CPL P1.7	1	1	1
RETI	2	2	2
Total Cycles =		8	11
Oscillator Cycles =		96	132
Execution Time (uS)=		8.680555556	11.93576389


ALE\_PSEN\_TLL\_PL 92ns

DSO-X 2022A, MY52160893: Fri Feb 23 11:38:31 2018




## MSP\_CODE\_LED\_INTERRUPT


DSO-X 2022A, MY52160893: Sat Feb 24 05:42:51 2018




## TLL-PL time 90ns




Data Latched (Supplemental)




Data Latched 80h (Supplemental)



## Data Latched FEh (Supplemental)



DATA Latched in ISR FF (Supplemental)





You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by **Friday, February 16, 2018 (Part 1 Required Elements)** and **Friday, February 23, 2018 (Part 2 Required and Supplemental Elements)**.

Print your name below, sign the honor code pledge, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.

Student Name: Monish Nene

Honor Code Pledge: "On my honor, as a University of Colorado student, I have neither given nor received unauthorized assistance on this work. I have clearly acknowledged work that is not my own."

Student Signature: *Monish*

### Signoff Checklist

#### Part 1 Required Elements

- ☒ Schematic of acceptable quality, correct memory map, SPLD .PLD file
- ☒ Pins and signals labeled, decoupling capacitors, and two 28-pin wire wrap sockets present on board
- ☒ NVRAM (as EPROM substitute), decode logic, and LED functional
- ☒ Understands device programmer.
- ☒ Demonstrated ability to use logic analyzer to capture bus cycles and view fetches from NVRAM.
- ☒ Shows detailed knowledge of both state and timing modes. Captures latched address lines A[15:0], data lines D[7:0], ALE, /PSEN, and NVRAM chip select signal on the logic analyzer display.
- ☒ Shows and discusses logic analyzer screen captures:
- ☒ Assembly program and timer ISR functional:

TA signature and date *[Signature]* 02/16/18

#### Part 2 Required and Supplemental Elements

- ☒ AT89C51RC2, RS-232, and FLIP functional
- ☒ 74LS374 debug port functional
- ☒ Understands timing analysis, setup/hold/propagation
- ☒ MSP432 code build process, basic LED program execution

TA signature and date *[Signature]* 02/25/18

Instructor/TA Comments: ☐ ☐ ☐

### FOR INSTRUCTOR USE ONLY

#### Part 1 Elements

	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Hardware physical implementation	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Part 1 Required Elements functionality	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Sign-off done without excessive retries	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Student understanding and skills	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Overall Demo Quality (Part 1 Elements)	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

### FOR INSTRUCTOR USE ONLY

#### Part 2 Elements

	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Hardware physical implementation	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Part 2 Required Elements functionality	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Supplemental Elements functionality	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Sign-off done without excessive retries	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Student understanding and skills	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Overall Demo Quality (Part 2 Elements)	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

NOTE: This signoff sheet should be the top/first sheet of your submission.