Monish Nene

ESD LAB2 Report

Things Learnt in Lab1

RS 232

Interrupts in MSP432 and 89C51

External and internal address Program memory access for 89C51

MAX232


LOGIC Analysis

Toughest Thing to do

Interfacing 89C51 with EEPROM


Debugging Hardware

Schematic



LED Waveform (period 1.122 S)

DS0-X 2022A, MY51290180: Sat Feb 17 13:03:32 2018




ISR Routine Cycles

	Cycles	Short Interrupt	Long Interrupt
ORG 000BH	0	0	0
INC R3	1	1	1
CPL P1.7	1	1	1
MOV A,R3	1	1	1
JNZ EXIT_ISR	2	2	2
CPL P1.0	1	0	1
MOV R3,#0F6H	1	0	1
CPL A	1	0	1
EXIT_ISR:	0	0	0
CPL P1.7	1	1	1
RETI	2	2	2
	Total Cycles =	8	11
	Ocsillator Cycles =	96	132
	Execution Time (uS)=	8.68055556	11.93576389


ALE_PSEN_TLL_PL 92ns






MSP_CODE_LED_INTERRUPT


DS0-X 2022A, MY52160893: Sat Feb 24 05:42:51 2018




TLL-PL time 90ns




Data Latched (Supplemental)




Data Latched 80h (Supplemental)



Data Latched FEh (Supplemental)





			og .	7
		3		
			15	
		The state of the s	7	
	ECEN 5613	Embedded System Design Lab #2 Signoff Sheet	Spring 2018	
	credit for your lab assignment.	nature of your instructor or TA on the following Signatures are due by Friday, February 16, 201 ary 23, 2018 (Part 2 Required and Supplement	Q (Dart 1 h trad	
		honor code pledge, and then demonstrate your		
	Student Name: Mon 3	n Nene		
	Honor Code Pledge: "On my h	onor, as a University of Colorado student, I have e on this work. I have clearly acknowledged we	e neither given nor ork that is not my own."	
		Student Signature: Moyel	the state of the s	
	Signoff Checklist	Student Significant.		
	Part 1 Required Elements	ality, correct memory map, SPLD .PLD file	7	
	Pins and signals labeled, de NVRAM (as EPROM subs) Understands device program Demonstrated ability to use Shows detailed knowledge	coupling capacitors, and two 28-pin wire wrap stitute), decode logic, and LED functional mmer. e logic analyzer to capture bus cycles and view for of both state and timing modes. Captures latcher SEN, and NVRAM chip select signal on the logic	etches from NVRAM. d address lines [15:0],	
1	Assembly program and tin	The state of the s	and date	
	Part 2 Required and Supplement		2	
	AT89C51RC2, RS-232, an 74LS374 debug port functi Junderstands timing analysi MSP432 code build proces	onal	0.762/18	
The said	Instructor/TA Comments:		e and date	
	FOR INSTRUCTOR USE ONL Part 1 Elements	Y Not Poor/Not Meets Applicable Complete Requirements	Exceeds Requirements Outstanding	
	Schematics, SPLD code Hardware physical implementation Part 1 Required Elements functionality Sign-off done without excessive retries Student understanding and skills			
	Overall Demo Quality (Part 1 Elements)			
	FOR INSTRUCTOR USE ONLY	Y Mada	Exceeds	
	Part 2 Elements	Not Poor/Not Meets Applicable Complete Requirements	Requirements Outstanding	
	Schematics, SPLD code Hardware physical implementation Part 2 Required Elements functionality Supplemental Elements functionality Sign-off done without excessive retries Student understanding and skills			
	Overall Demo Quality (Part 2 Flements)			
	CICION DONNO COMMY (GILL LICINGING)	be the top/first sheet of your submission.		

E.