Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Reproduce the data in this paper #1

Open
shikc opened this issue May 19, 2023 · 2 comments
Open

Reproduce the data in this paper #1

shikc opened this issue May 19, 2023 · 2 comments

Comments

@shikc
Copy link

shikc commented May 19, 2023

Hello. I try to reproduce the Xilinx 7-series routing architecture data in this paper. However, I cannot find the .json file about Xilinx 7-series FPGA architecture in this repository. Only one example .json file is provided. So, is it possible to upload the .json file about Xilinx 7-series FPGA architecture to this repository? Thank you. @mortbopet

@mortbopet
Copy link
Owner

It was decided not to release the 7-series architecture files publicly, although I'm fairly certain that the files are still available somewhere in an internal repository - I'd suggest you to reach out to mirjana.stojilovic@epfl.ch to hear whether this is something that you could gain access to.

@shikc
Copy link
Author

shikc commented May 19, 2023

Ok, thanks for your kind response.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants