Skip to content

Commit

Permalink
Update LLVM: apply patches for RISC-V 64-bit support
Browse files Browse the repository at this point in the history
  • Loading branch information
Disasm committed Feb 12, 2019
1 parent c84e797 commit 0f4668a
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion src/llvm-project
Submodule llvm-project updated 35 files
+25 −0 llvm/include/llvm/IR/IntrinsicsRISCV.td
+67 −14 llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
+295 −85 llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+25 −1 llvm/lib/Target/RISCV/RISCVISelLowering.h
+56 −77 llvm/lib/Target/RISCV/RISCVInstrInfo.td
+78 −2 llvm/lib/Target/RISCV/RISCVInstrInfoA.td
+23 −0 llvm/lib/Target/RISCV/RISCVInstrInfoD.td
+48 −0 llvm/lib/Target/RISCV/RISCVInstrInfoF.td
+21 −18 llvm/lib/Target/RISCV/RISCVInstrInfoM.td
+712 −0 llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll
+182 −0 llvm/test/CodeGen/RISCV/atomic-load-store.ll
+3,017 −0 llvm/test/CodeGen/RISCV/atomic-rmw.ll
+202 −22 llvm/test/CodeGen/RISCV/double-arith.ll
+143 −0 llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
+278 −0 llvm/test/CodeGen/RISCV/double-br-fcmp.ll
+180 −0 llvm/test/CodeGen/RISCV/double-convert.ll
+134 −0 llvm/test/CodeGen/RISCV/double-fcmp.ll
+27 −0 llvm/test/CodeGen/RISCV/double-imm.ll
+220 −9 llvm/test/CodeGen/RISCV/double-intrinsics.ll
+83 −0 llvm/test/CodeGen/RISCV/double-mem.ll
+215 −0 llvm/test/CodeGen/RISCV/double-select-fcmp.ll
+24 −0 llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll
+195 −25 llvm/test/CodeGen/RISCV/float-arith.ll
+126 −0 llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll
+310 −0 llvm/test/CodeGen/RISCV/float-br-fcmp.ll
+122 −0 llvm/test/CodeGen/RISCV/float-convert.ll
+134 −0 llvm/test/CodeGen/RISCV/float-fcmp.ll
+21 −0 llvm/test/CodeGen/RISCV/float-imm.ll
+76 −0 llvm/test/CodeGen/RISCV/float-mem.ll
+215 −0 llvm/test/CodeGen/RISCV/float-select-fcmp.ll
+20 −0 llvm/test/CodeGen/RISCV/pr40333.ll
+86 −0 llvm/test/CodeGen/RISCV/rv32i-rv64i-float-double.ll
+130 −0 llvm/test/CodeGen/RISCV/rv64d-double-convert.ll
+187 −0 llvm/test/CodeGen/RISCV/rv64f-float-convert.ll
+16 −16 llvm/test/CodeGen/RISCV/rv64m-exhaustive-w-insts.ll

0 comments on commit 0f4668a

Please sign in to comment.