Skip to content
This repository has been archived by the owner on Sep 2, 2023. It is now read-only.

Implement an ICache #1

Open
mbitsnbites opened this issue Mar 16, 2018 · 0 comments
Open

Implement an ICache #1

mbitsnbites opened this issue Mar 16, 2018 · 0 comments

Comments

@mbitsnbites
Copy link
Member

mbitsnbites commented Mar 16, 2018

The ICache is more important than the DCache for most applications, and it is easier to implement.

Having an ICache will leave the shared memory bus free for the data interface most of the time, letting the instruction fetch stage run uninterrupted even during data operations.

An ICache is also very useful for systems with slow memory (e.g. SDRAM). More so than a DCache since the CPU needs one instruction per clock cycle, while it may not perform data accesses on every clock cycle.

@mbitsnbites mbitsnbites changed the title Implement an ICache vhdl: Implement an ICache Jul 11, 2018
@mbitsnbites mbitsnbites changed the title vhdl: Implement an ICache A1: Implement an ICache May 20, 2019
@mbitsnbites mbitsnbites transferred this issue from mrisc32/mrisc32 Nov 29, 2019
@mbitsnbites mbitsnbites changed the title A1: Implement an ICache Implement an ICache Jan 4, 2021
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant