
SIMON FRASER UNIVERSITY

School of Mechatronic Systems Engineering

MSE 352 Digital Logic and Microcontrollers

Quiz III – Fall 2018





stop

Now, answer the following questions:

-	Which branch is executed (greater or smaller), and why? (1.5 marks)	_
	According to the Condition (less than or ex	qual), "smaller" i
_	Which flag(s) do the branch operation BLE, use? (1.5 marks)	executed
	Flags N (for checking negative) and Plag:	Z (Por Zero)

; apply to the flags bit field (N,Z,C,V).

- What values should the flags have in order for the BLE instruction to cause a branch jump? (1 marks)

N=1 or Z=1

- Fill the following table. (2 marks)

	CPSR				Registers		
Instruction	N	Z	С	V	R0(dec)	R1(dec)	
Mo√ R.,#1	0	٥	0	0	١	0	
Mov R,,#2	D	0	0	0	1	2	
CMP ROR.	1	0	0	0	1	2	
BLE Smaller	l	0	0	0	1	2	
MOV RU#1	\	0	0	0	\	2	
MoV R 0, #0	\	0		0	0	2	
MOV R, #	۱ د	c	, 0	0	0	8	
OR CPSR_P,	# o •	> 6	, 0	0	•	0	



SIMON FRASER UNIVERSITY

School of Mechatronic Systems Engineering MSE 352 Digital Logic and Microcontrollers

Quiz III – Fall 2018



2- In assembly programming one of the ways to create a delay is to elapse time using a downward counter like the example below. every iteration of this function takes 3 cycles. In the following example a 1-second delay is created when count=5333333 (decimal). what is the microcontroller's frequency rate? (4 marks)

LDR R1, =count LDR R0, [R1]

...

BL delay ; delay at least (3*R0) cycles

.

delay SUBS R0, R0, #1

BNE delay

; if count (R0) != 0, skip to 'delay'

BX LR

; return

Each iteration of the "delay" subroutine takes 3 pulses and totally the loop repeats 5,333,333 times.

5,333,333*3 = 15,999,999 pulses

Therefore 15,999,999 pulses has Prissed.

On the other hand this number of pulses has taken

"One Second". This means that the Prequency of the Clock pulse is 15,999,999 HZ ~16 MHZ

SIMON FRASER UNIVERSITY

School of Mechatronic Systems Engineering MSE 352 Digital Logic and Microcontrollers Quiz III – Fall 2018



cc: Condition Codes

	Generic		Unsigned		Signed
CS	Carry Set	HI	Higer Than	GT	Greater Than
CC	Carry Clear	HS	Higer or Same	GE	Greater Than or Equal
EQ	Equal (Zero Set)	LO	Lower Than	LT	Less Than
NE	Not Equal (Zero Clear)	LS	Lower Than or Same	LE	Less Than or Equal
VS	Overflow Set			MI	Minus (Negative)
VC	Overflow Clear			PL	Plus (Positive)

ARM Instructions

Add with Carry	$ADC\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	⟨ <i>cc</i> ⟩: R <i>d</i>	$\leftarrow R n + \langle op1 \rangle + CPSR(C)$
Add	$ADD\langle cc \rangle \langle S \rangle$	Rd , $R\mathit{n}$, $\langle \mathit{op1} \rangle$	$\langle cc \rangle$: Rd	$\leftarrow R n + \langle op1 \rangle$
Bitwise AND	$AND\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow R n \ \& \ \langle op1 \rangle$
Branch	B(cc)	$\langle offset \rangle$	$\langle cc \rangle$: PC	$\leftarrow PC + \langle offset \rangle$
Branch and Link	$BL\langle cc \rangle$	$\langle offset \rangle$	$\langle cc \rangle$: LR	$\leftarrow PC + 8$
	, ,	, ,	$\langle cc \rangle$: PC	$\leftarrow \text{PC} + \langle \textit{offset} \rangle$
Compare	$CMP\langle cc \rangle$	$Rn, \langle op1 \rangle$	$\langle cc \rangle$: CSPR	$\leftarrow (Rn - \langle op1 \rangle)$
Exclusive OR	$EOR\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow R n \oplus \langle op1 \rangle$
Load Register	$LDR\langle cc \rangle$	$Rd, \langle op2 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow M(\langle op2 \rangle)$
Load Register Byte	$LDR\langle cc \rangle B$	$Rd, \langle op2 \rangle$	$\langle cc \rangle$: Rd(7:0)	$\leftarrow M(\langle op2 \rangle)$
			$\langle cc \rangle$: Rd(31:8)	← 0
Move	$\mathtt{MOV}\langle cc \rangle \langle \mathcal{S} \rangle$	$Rd, \langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow \langle op1 \rangle$
Move Negative	$MVN\langle cc \rangle \langle S \rangle$	$Rd, \langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow \overline{\langle op1 \rangle}$
Bitwise OR	$ORR\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow R n \mid \langle op1 \rangle$
Subtract with Carry	$SBC\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	⟨cc⟩: Rd	$\leftarrow Rn - \langle op1 \rangle - \overline{CPSR(C)}$
Store Register	$STR\langle cc \rangle$	$Rd, \langle op2 \rangle$	$\langle cc \rangle$: M($\langle op2 \rangle$)	← R <i>d</i>
Store Register Byte	$STR\langle cc \rangle \langle S \rangle$	$Rd, \langle op2 \rangle$	$\langle cc \rangle$: M($\langle op2 \rangle$)	$\leftarrow Rd(7:0)$
Subtract	$SUB\langle cc \rangle \langle S \rangle$	Rd , Rn , $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn - \langle op1 \rangle$
Software Interrupt	$SWI\langle cc \rangle$	$\langle value \rangle$		
Swap	$SWP\langle cc \rangle$	Rd, Rm , $[Rn]$	$\langle cc \rangle$: Rd	$\leftarrow M(Rn)$
			$\langle cc \rangle$: M(Rn)	← R <i>m</i>
Swap Byte	$SWP\langle cc \rangle B$	Rd, Rm , $[Rn]$	$\langle cc \rangle$: Rd(7:0)	$\leftarrow M(Rn)(7:0)$
			$\langle cc \rangle$: M(Rn)(7:0	$) \leftarrow R m(7:0)$