

XMC1200

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM[®] Cortex[™]-M0 32-bit processor core

Data Sheet V1.4 2014-05

Microcontrollers

Edition 2014-05
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2014 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XMC1200

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM[®] Cortex[™]-M0 32-bit processor core

Data Sheet V1.4 2014-05

Microcontrollers



XMC1200 Data Sheet

Revision History: V1.4 2014-05

Previous Ve	ersion: V1.3
Page	Subjects
Page 11	ADC channels of Table 2 is updated. Table 3 is added.
Page 12	Description for Chip Identification Number of Section 1.4 is updated.
Page 10	A new variant XMC1200-T038 is included in Table 1, Table 2 and Table 4.
Page 20	The pad type is corrected for P1.6 in Table 6.
Page 32	The t_{C12} , f_{C12} , t_{C10} , f_{C10} , t_{C8} and f_{C8} parameters are updated in Table 12.
Page 35	Figure 9 is added.
Page 38	The t_{SR} and t_{TSAL} parameters are updated in Table 15.
Page 41	Parameter name for $t_{\rm PSER}$ is updated. The $N_{\rm WSFLASH}$ parameter and test condition for $t_{\rm RET}$ are added to Table 18.
Page 44	The min value for $V_{\rm DDPBO}$ parameter is added to Table 20. Footnote 1 is updated.
Page 46	The Δf_{LTT} parameter is added to Table 21.
Page 47	Figure 15 is added.

Trademarks

C166[™], TriCore[™] and DAVE[™] are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex[™], CoreSight[™], ETM[™], Embedded Trace Macrocell[™] and Embedded Trace Buffer[™] are trademarks of ARM, Limited.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com







Table of Contents

Table of Contents

1	Summary of Features	
1.1	Ordering Information	
1.2	Device Types	
1.3	Device Type Features	
1.4	Chip Identification Number	12
2	General Device Information	
2.1	Logic Symbols	
2.2	Pin Configuration and Definition	
2.2.1	Package Pin Summary	
2.2.2	Port I/O Functions	23
3	Electrical Parameter	26
3.1	General Parameters	26
3.1.1	Parameter Interpretation	
3.1.2	Absolute Maximum Ratings	27
3.1.3	Operating Conditions	
3.2	DC Parameters	29
3.2.1	Input/Output Characteristics	
3.2.2	Analog to Digital Converters (ADC)	
3.2.3	Out of Range Comparator (ORC) Characteristics	
3.2.4	Analog Comparator Characteristics	
3.2.5	Temperature Sensor Characteristics	
3.2.6	Power Supply Current	
3.2.7	Flash Memory Parameters	
3.3	AC Parameters	
3.3.1	Testing Waveforms	
3.3.2	Output Rise/Fall Times	
3.3.3	Power-Up and Supply Threshold Charcteristics	
3.3.4	On-Chip Oscillator Characteristics	
3.3.5	Serial Wire Debug Port (SW-DP) Timing	
3.3.6	SPD Timing Requirements	
3.3.7	Peripheral Timings	
3.3.7.1	Synchronous Serial Interface (USIC SSC) Timing	
3.3.7.2	Inter-IC (IIC) Interface Timing	
3.3.7.3	Inter-IC Sound (IIS) Interface Timing	55
4	Package and Reliability	
4.1	Package Parameters	57
4.1.1	Thermal Considerations	57
4.2	Package Outlines	59





Ta	abl	e c	of (Co	nte	ent	S



About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1200 series devices.

The document describes the characteristics of a superset of the XMC1200 series devices. For simplicity, the various device types are referred to by the collective term XMC1200 throughout this document.

XMC1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to http://www.infineon.com/xmc1000 to get access to the latest versions of those documents.



1 Summary of Features

The XMC1200 devices are members of the XMC1000 family of microcontrollers based on the ARM Cortex-M0 processor core. The XMC1200 series devices are optimized for LED Lighting and Human-Machine interface (HMI) applications.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M0 CPU
 - Most of 16-bit Thumb instruction set
 - Subset of 32-bit Thumb2 instruction set

Subject to Agreement on the Use of Product Information



- High code density with 32-bit performance
- Single cycle 32-bit hardware multiplier
- System timer (SysTick) for Operating System support
- Ultra low power consumption
- Nested Vectored Interrupt Controller (NVIC)
- Event Request Unit (ERU) for programmable processing of external and internal service requests

On-Chip Memories

- 8 kbytes on-chip ROM
- 16 kbytes on-chip high-speed SRAM
- up to 200 kbytes on-chip Flash program and data memory

Communication Peripherals

- Two Universal Serial Interface Channels (USIC), usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- · LED and Touch-Sense Controller (LEDTS) for Human-Machine interface

Analog Frontend Peripherals

- A/D Converters, up to 12 channels, includes 2 sample and hold stages and a fast 12bit analog to digital converter with adjustable gain
- Up to 8 channels of out of range comparators (ORC)
- Up to 3 fast analog comparators (ACMP)
- Temperature Sensor (TSE)

Industrial Control Peripherals

- Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Brightness and Colour Control Unit (BCCU), for LED color and dimming application

System Control

- Window Watchdog Timer (WDT) for safety sensitive applications
- Real Time Clock module with alarm support (RTC)
- System Control Unit (SCU) for system configuration and control
- Pseudo random number generator (PRNG), provides random data with fast generation times

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- · Tri-stated in input mode



- · Push/pull or open drain output mode
- · Configurable pad hysteresis

On-Chip Debug Support

- Support for debug features: 4 breakpoints, 2 watchpoints
- Various interfaces: ARM serial wire debug (SWD), single pin debug (SPD)

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC1<DDD>-<Z><PPP><T><FFFF>" identifies:

- <DDD> the derivatives function set
- <Z> the package variant
 - T: TSSOP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC1200 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC1200 series, some descriptions may not apply to a specific product. Please see **Table 1**.

For simplicity the term XMC1200 is used for all derivatives throughout this document.

1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC1200 Device Types

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1201-T038F0016	PG-TSSOP-38-9	16	16
XMC1201-T038F0032	PG-TSSOP-38-9	32	16
XMC1201-T038F0064	PG-TSSOP-38-9	64	16
XMC1201-T038F0128	PG-TSSOP-38-9	128	16
XMC1201-T038F0200	PG-TSSOP-38-9	200	16



Table 1 Synopsis of XMC1200 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1200-T038F0200	PG-TSSOP-38-9	200	16
XMC1202-T028X0016	PG-TSSOP-28-16	16	16
XMC1202-T028X0032	PG-TSSOP-28-16	32	16
XMC1202-T016X0016	PG-TSSOP-16-8	16	16
XMC1202-T016X0032	PG-TSSOP-16-8	32	16
XMC1202-Q024X0016	PG-VQFN-24-19	16	16
XMC1202-Q024X0032	PG-VQFN-24-19	32	16
XMC1201-Q040F0016	PG-VQFN-40-13	16	16
XMC1201-Q040F0032	PG-VQFN-40-13	32	16
XMC1201-Q040F0064	PG-VQFN-40-13	64	16
XMC1201-Q040F0128	PG-VQFN-40-13	128	16
XMC1201-Q040F0200	PG-VQFN-40-13	200	16
XMC1202-Q040X0016	PG-VQFN-40-13	16	16
XMC1202-Q040X0032	PG-VQFN-40-13	32	16

1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1200 Device Types¹⁾

Derivative	ADC channel	ACMP	BCCU	LEDTS
XMC1200-T038	16	3	1	2
XMC1201-T038	16	-	-	2
XMC1202-T028	14	3	1	-
XMC1202-T016	11	2	1	-
XMC1202-Q024	13	3	1	-
XMC1201-Q040	16	-	-	2
XMC1202-Q040	16	3	1	-

¹⁾ Features that are not included in this table are available in all the derivatives



Table 3 ADC Channels 1)

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	CH0CH4
PG-TSSOP-28	CH0CH7	CH0 CH4, CH7
PG-TSSOP-38	CH0CH7	CH0CH7
PG-VQFN-24	CH0CH7	CH0CH4
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location: $1000~0F00_H~(MSB)$ - $1000~0F1B_H~(LSB)$. The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.

Table 4 XMC1200 Chip Identification Number

Derivative	Value	Marking
XMC1201-T038F0016	00012012 01CF00FF 00001FF7 00006000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1201-T038F0032	00012012 01CF00FF 00001FF7 00006000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1201-T038F0064	00012012 01CF00FF 00001FF7 00006000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1201-T038F0128	00012012 01CF00FF 00001FF7 00006000 00000B00 00001000 00021000 101ED083 _H	AA
XMC1201-T038F0200	00012012 01CF00FF 00001FF7 00006000 00000B00 00001000 00033000 101ED083 _H	AA
XMC1200-T038F0200	00012012 01CF00FF 00001FF7 0000E000 00000B00 00001000 00033000 101ED083 _H	AA
XMC1202-T028X0016	00012023 01CF00FF 00001FF7 00008000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1202-T028X0032	00012023 01CF00FF 00001FF7 00008000 00000B00 00001000 00009000 101ED083 _H	AA



Table 4 XMC1200 Chip Identification Number (cont'd)

Derivative	Value	Marking
XMC1202-T016X0016	00012033 01CF00FF 00001FF7 00008000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1202-T016X0032	00012033 01CF00FF 00001FF7 00008000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1202-Q024X0016	00012063 01CF00FF 00001FF7 00008000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1202-Q024X0032	00012063 01CF00FF 00001FF7 00008000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1201-Q040F0016	00012042 01CF00FF 00001FF7 00006000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1201-Q040F0032	00012042 01CF00FF 00001FF7 00006000 00000B00 00001000 00009000 101ED083 _H	AA
XMC1201-Q040F0064	00012042 01CF00FF 00001FF7 00006000 00000B00 00001000 00011000 101ED083 _H	AA
XMC1201-Q040F0128	00012042 01CF00FF 00001FF7 00006000 00000B00 00001000 00021000 101ED083 _H	AA
XMC1201-Q040F0200	00012042 01CF00FF 00001FF7 00006000 00000B00 00001000 00033000 101ED083 _H	AA
XMC1202-Q040X0016	00012043 01CF00FF 00001FF7 00008000 00000B00 00001000 00005000 101ED083 _H	AA
XMC1202-Q040X0032	00012043 01CF00FF 00001FF7 00008000 00000B00 00001000 00009000 101ED083 _H	AA



2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC1200 Logic Symbol for TSSOP-38, TSSOP-28 and TSSOP-16

Subject to Agreement on the Use of Product Information






Figure 3 XMC1200 Logic Symbol for VQFN-24 and VQFN-40



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC1200 PG-TSSOP-38 Pin Configuration (top view)

Subject to Agreement on the Use of Product Information






Figure 5 XMC1200 PG-TSSOP-28 Pin Configuration (top view)




Figure 6 XMC1200 PG-TSSOP-16 Pin Configuration (top view)






Figure 7 XMC1200 PG-VQFN-24 Pin Configuration (top view)






Figure 8 XMC1200 PG-VQFN-40 Pin Configuration (top view)



2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	N	N	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD_INOUT (standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	13	15	7	STD_INOUT	
P0.1	24	18	-	-	-	STD_INOUT	
P0.2	25	19	-	-	-	STD_INOUT	
P0.3	26	20	-	-	-	STD_INOUT	
P0.4	27	21	14	-	-	STD_INOUT	
P0.5	28	22	15	16	8	STD_INOUT	
P0.6	29	23	16	17	9	STD_INOUT	
P0.7	30	24	17	18	10	STD_INOUT	
P0.8	33	27	18	19	11	STD_INOUT	
P0.9	34	28	19	20	12	STD_INOUT	
P0.10	35	29	20	-	-	STD_INOUT	
P0.11	36	30	-	-	-	STD_INOUT	
P0.12	37	31	21	21	-	STD_INOUT	



Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.13	38	32	22	22	-	STD_INOUT	
P0.14	39	33	23	23	13	STD_INOUT	
P0.15	40	34	24	24	14	STD_INOUT	
P1.0	22	16	12	14	-	High Current	
P1.1	21	15	11	13	-	High Current	
P1.2	20	14	10	12	-	High Current	
P1.3	19	13	9	11	-	High Current	
P1.4	18	12	-	-	-	High Current	
P1.5	17	11	-	-	-	High Current	
P1.6	16	-	-	-	-	STD_INOUT	
P2.0	1	35	25	1	15	STD_INOUT /AN	
P2.1	2	36	26	2	-	STD_INOUT /AN	
P2.2	3	37	27	3	-	STD_IN/AN	
P2.3	4	38	-	-	-	STD_IN/AN	
P2.4	5	1	-	-	-	STD_IN/AN	
P2.5	6	2	28	-	-	STD_IN/AN	
P2.6	7	3	1	4	16	STD_IN/AN	
P2.7	8	4	2	5	1	STD_IN/AN	
P2.8	9	5	3	5	1	STD_IN/AN	
P2.9	10	6	4	6	2	STD_IN/AN	
P2.10	11	7	5	7	3	STD_INOUT /AN	
P2.11	12	8	6	8	4	STD_INOUT /AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND



Table 6 Package Pin Mapping

i abie 6	Pac	kage Pin	wapping	,			
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ORC reference voltage. VDD has to be supplied with the same voltage as VDDP
VDDP	15	10	8	10	6	Power	I/O port supply
VSSP	31	25	-	-	-	Power	I/O port ground
VDDP	32	26	-	-	-	Power	I/O port supply
VSSP	Exp. Pad	-		Exp. Pad		Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.



2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

Table 7 Port I/O Function Description

Function		Outputs		Inputs						
	ALT1	ALTn	HWO0	HWI0	Input	Input				
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA					
Pn.y	MODA.OUT				MODA.INA	MODC.INB				

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL, it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

Table 8 Port I/O Functions

Function					Outputs					Inputs									
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P0.0	ERU0. PDOUT0	LEDTS0. LINE7	ERU0. GOUT0	CCU40. OUT0		USIC0_CH0. SELO0	USIC0_CH1. SELO0	LEDTS0. EXTENDED7		LEDTS0. TSIN7	LEDTS0. TSIN7	BCCU0. TRAPINB	CCU40.IN0C			USIC0_CH0. DX2A	USIC0_CH1. DX2A		
°0.1	ERU0. PDOUT1	LEDTS0. LINE6	ERU0. GOUT1	CCU40. OUT1		BCCU0. OUT8	SCU. VDROP	LEDTS0. EXTENDED6		LEDTS0. TSIN6	LEDTS0. TSIN6		CCU40.IN1C						
0.2	ERU0. PDOUT2	LEDTS0. LINE5	ERU0. GOUT2	CCU40. OUT2		VADC0. EMUX02		LEDTS0. EXTENDED5		LEDTS0. TSIN5	LEDTS0. TSIN5		CCU40.IN2C						
0.3	ERU0. PDOUT3	LEDTS0. LINE4	ERU0. GOUT3	CCU40. OUT3		VADC0. EMUX01		LEDTS0. EXTENDED4		LEDTS0. TSIN4	LEDTS0. TSIN4		CCU40.IN3C						
0.4	BCCU0. OUT0	LEDTS0. LINE3	LEDTS0. COL3	CCU40. OUT1		VADC0. EMUX00	WWDT. SERVICE_O UT	LEDTS0. EXTENDED3		LEDTS0. TSIN3	LEDTS0. TSIN3								
0.5	BCCU0. OUT1	LEDTS0. LINE2	LEDTS0. COL2	CCU40. OUT0		ACMP2. OUT		LEDTS0. EXTENDED2		LEDTS0. TSIN2	LEDTS0. TSIN2								
0.6	BCCU0. OUT2	LEDTS0. LINE1	LEDTS0. COL1	CCU40. OUT0		USICO_CH1. MCLKOUT	USICO_CH1. DOUT0	LEDTS0. EXTENDED1		LEDTS0. TSIN1	LEDTS0. TSIN1		CCU40.IN0B			USICO_CH1. DX0C			
0.7	BCCU0. OUT3	LEDTS0. LINE0	LEDTS0. COL0	CCU40. OUT1		USICO_CHO. SCLKOUT	USICO_CH1. DOUT0	LEDTS0. EXTENDED0		LEDTS0. TSIN0	LEDTS0. TSIN0		CCU40.IN1B			USICO_CHO. DX1C	USICO_CH1. DX0D	USICO_CH1. DX1C	
0.8	BCCU0. OUT4	LEDTS1. LINE0	LEDTS0. COLA	CCU40. OUT2		USICO_CHO. SCLKOUT	USICO_CH1. SCLKOUT	LEDTS1. EXTENDED0		LEDTS1. TSIN0	LEDTS1. TSIN0		CCU40.IN2B			USICO_CHO. DX1B	USICO_CH1. DX1B		
0.9	BCCU0. OUT5	LEDTS1. LINE1	LEDTS0. COL6	CCU40. OUT3		USIC0_CH0. SELO0	USIC0_CH1. SELO0	LEDTS1. EXTENDED1		LEDTS1. TSIN1	LEDTS1. TSIN1		CCU40.IN3B			USICO_CH0. DX2B	USIC0_CH1. DX2B		
0.10	BCCU0. OUT6	LEDTS1. LINE2	LEDTS0. COL5	ACMP0. OUT		USIC0_CH0. SELO1	USIC0_CH1. SELO1	LEDTS1. EXTENDED2		LEDTS1. TSIN2	LEDTS1. TSIN2					USICO_CHO. DX2C	USICO_CH1. DX2C		
0.11	BCCU0. OUT7	LEDTS1. LINE3	LEDTS0. COL4	USICO_CHO. MCLKOUT		USIC0_CH0. SELO2	USIC0_CH1. SELO2	LEDTS1. EXTENDED3		LEDTS1. TSIN3	LEDTS1. TSIN3					USICO_CHO. DX2D	USICO_CH1. DX2D		
0.12	BCCU0. OUT6	LEDTS1. LINE4	LEDTS0. COL3	LEDTS1. COL3		USIC0_CH0. SELO3		LEDTS1. EXTENDED4		LEDTS1. TSIN4	LEDTS1. TSIN4	BCCU0. TRAPINA	CCU40.IN0A	CCU40.IN1A	CCU40.IN2A	CCU40.IN3A	USICO_CHO. DX2E		
0.13	WWDT. SERVICE_O UT	LEDTS1. LINE5	LEDTS0. COL2	LEDTS1. COL2		USIC0_CH0. SELO4		LEDTS1. EXTENDED5		LEDTS1. TSIN5	LEDTS1. TSIN5					USICO_CH0. DX2F			
0.14	BCCU0. OUT7	LEDTS1. LINE6	LEDTS0. COL1	LEDTS1. COL1		USICO_CHO. DOUTO	USICO_CHO. SCLKOUT	LEDTS1. EXTENDED6		LEDTS1. TSIN6	LEDTS1. TSIN6					USICO_CHO. DX0A	USICO_CH0. DX1A		
0.15	BCCU0. OUT8	LEDTS1. LINE7	LEDTS0. COL0	LEDTS1. COL0		USICO_CHO. DOUTO	USICO_CH1. MCLKOUT	LEDTS1. EXTENDED7		LEDTS1. TSIN7	LEDTS1. TSIN7					USICO_CHO. DX0B			
1.0	BCCU0. OUT0	CCU40. OUT0	LEDTS0. COL0	LEDTS1. COLA		ACMP1. OUT	USICO_CH0. DOUT0		USICO_CHO. DOUTO		USIC0_CH0. HWIN0					USICO_CHO. DX0C			
1.1	VADC0. EMUX00	CCU40. OUT1	LEDTS0. COL1	LEDTS1. COL0		USICO_CHO. DOUTO	USICO_CH1. SELO0		USICO_CHO. DOUT1		USIC0_CH0. HWIN1					USICO_CHO. DX0D	USICO_CHO. DX1D	USIC0_CH1. DX2E	
1.2	VADC0. EMUX01	CCU40. OUT2	LEDTS0. COL2	LEDTS1. COL1		ACMP2. OUT	USICO_CH1. DOUT0		USIC0_CH0. DOUT2		USIC0_CH0. HWIN2					USICO_CH1. DX0B			
1.3	VADC0. EMUX02	CCU40. OUT3	LEDTS0. COL3	LEDTS1. COL2		USICO_CH1. SCLKOUT	USICO_CH1. DOUT0		USICO_CHO. DOUT3		USIC0_CH0. HWIN3					USICO_CH1. DX0A	USICO_CH1. DX1A		
1.4	VADC0. EMUX10	USICO_CH1. SCLKOUT	LEDTS0. COL4	LEDTS1. COL3		USIC0_CH0. SELO0	USIC0_CH1. SELO1									USICO_CHO. DX5E	USIC0_CH1. DX5E		
P1.5	VADC0. EMUX11	USICO_CH0. DOUT0	LEDTS0. COLA	BCCU0. OUT1		USIC0_CH0. SELO1	USIC0_CH1. SELO2									USICO_CH1. DX5F			

XMC1200 XMC1000 Family

Port I/O Functions (cont'd) Table 8

		Outmote																	
Function					Outputs	1	1				1		1	Inp	outs	ı			1
	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P1.6	VADC0. EMUX12	USICO_CH1. DOUT0	LEDTS0. COL5	USICO_CHO. SCLKOUT		USIC0_CH0. SELO2	USIC0_CH1. SELO3							USICO_CH0. DX5F					
P2.0	ERU0. PDOUT3	CCU40. OUT0	ERU0. GOUT3	LEDTS1. COL5		USICO_CHO. DOUTO	USICO_CHO. SCLKOUT						VADC0. G0CH5		ERU0.0B0	USICO_CHO. DX0E	USICO_CHO. DX1E	USIC0_CH1. DX2F	
P2.1	ERU0. PDOUT2	CCU40. OUT1	ERU0. GOUT2	LEDTS1. COL6		USICO_CHO. DOUTO	USICO_CH1. SCLKOUT					ACMP2.INP	VADC0. G0CH6		ERU0.1B0	USICO_CHO. DX0F	USICO_CH1. DX3A	USICO_CH1. DX4A	
P2.2												ACMP2.INN	VADC0. G0CH7		ERU0.0B1	USICO_CHO. DX3A	USICO_CH0. DX4A	USICO_CH1. DX5A	ORC0.AIN
P2.3													VADC0. G1CH5		ERU0.1B1	USICO_CHO. DX5B	USIC0_CH1. DX3C	USICO_CH1. DX4C	ORC1.AIN
P2.4													VADC0. G1CH6		ERU0.0A1	USIC0_CH0. DX3B	USICO_CH0. DX4B	USICO_CH1. DX5B	ORC2.AIN
P2.5													VADC0. G1CH7		ERU0.1A1	USICO_CHO. DX5D	USIC0_CH1. DX3E	USICO_CH1. DX4E	ORC3.AIN
P2.6												ACMP1.INN	VADC0. G0CH0		ERU0.2A1	USIC0_CH0. DX3E	USICO_CHO. DX4E	USICO_CH1. DX5D	ORC4.AIN
P2.7												ACMP1.INP	VADC0. G1CH1		ERU0.3A1	USICO_CHO. DX5C	USIC0_CH1. DX3D	USICO_CH1. DX4D	ORC5.AIN
P2.8												ACMP0.INN	VADC0. G0CH1	VADC0. G1CH0	ERU0.3B1	USICO_CHO. DX3D	USICO_CHO. DX4D	USICO_CH1. DX5C	ORC6.AIN
P2.9												ACMP0.INP	VADC0. G0CH2	VADC0. G1CH4	ERU0.3B0	USICO_CHO. DX5A	USIC0_CH1. DX3B	USICO_CH1. DX4B	ORC7.AIN
P2.10	ERU0. PDOUT1	CCU40. OUT2	ERU0. GOUT1	LEDTS1. COL4		ACMP0. OUT	USIC0_CH1. DOUT0						VADC0. G0CH3	VADC0. G1CH2	ERU0.2B0	USICO_CHO. DX3C	USICO_CHO. DX4C	USICO_CH1. DX0F	
P2.11	ERU0. PDOUT0	CCU40. OUT3	ERU0. GOUT0	LEDTS1. COL3		USICO_CH1. SCLKOUT	USIC0_CH1. DOUT0					ACMP.REF	VADC0. G0CH4	VADC0. G1CH3	ERU0.2B1	USICO_CH1. DX0E	USICO_CH1. DX1E		



3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1200.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1200 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1200 and must be regarded for a system design.

SR

Such parameters indicate System Requirements, which must be provided by the application system in which the XMC1200 is designed in.



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9 Absolute Maximum Rating Parameters

Parameter	Symb	ool		Va	lues	Unit	Note /	
			Min.	Тур.	Max.		Test Cond ition	
Junction temperature	T_{J}	SR	-40	_	115	°C	_	
Storage temperature	T_{S}	SR	-40	_	125	°C	_	
$\begin{tabular}{lll} \hline & Voltage on power supply pin \\ & with respect to $V_{\rm SSP}$ \\ \hline \end{tabular}$	V_{DDP}	SR	-0.3	_	6	V	_	
Voltage on any pin with respect to $V_{\rm SSP}$	V_{IN}	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	whichever is lower	
Voltage on any analog input pin with respect to $V_{\rm SSP}$	$V_{AIN} \ V_{AREF}$	SR	-0.5	_	$V_{\rm DDP}$ + 0.5 or max. 6	V	_	
Input current on any pin during overload condition	I_{IN}	SR	-10	_	10	mA	_	
Absolute sum of all input currents during overload condition	$\Sigma I_{IN} $	SR	_	_	50	mA	_	
Analog comparator input voltage	V_{CM}	SR	-0.3	_	$V_{\rm DDP}$ + 0.3	V		



3.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC1200. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Table 10 Operating Conditions Parameters

Parameter	Symbol		Values	5	Unit	Note /		
		Min.	Тур.	Max.		Test Condition		
Ambient Temperature	$T_{A}SR$	-40	_	85	°C	Temp. Range F		
		-40	_	105	°C	Temp. Range X		
Digital supply voltage ¹⁾	$V_{DDP}SR$	1.8	_	5.5	V			
MCLK Frequency	f_{MCLK} CC	_	_	33.2	MHz	CPU clock		
PCLK Frequency	$f_{PCLK}CC$	_	_	66.4	MHz	Peripherals clock		

¹⁾ See also the Supply Monitoring thresholds, Chapter 3.3.3.



3.2 DC Parameters

3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1200.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbo	ol	Limit	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	V_{OLP}	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	V_{OLP1}	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I _{OL} = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins	V_{OHP}	CC	V_{DDP} - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			V_{DDP} - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	V_{OHP1}	CC	V _{DDP} - 0.32	_	V	$I_{\rm OH}$ = -6 mA (5 V)
			V _{DDP} - 1.0	-	V	$I_{OH} = -8 \text{ mA } (3.3 \text{ V})$
			V _{DDP} - 0.4	-	V	$I_{\rm OH}$ = -4 mA (3.3 V)
Input low voltage on port pins (Standard Hysteresis)	V_{ILPS}	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	V_{IHPS}	SR	$0.7 imes V_{DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	V_{ILPL}	SR	_	$0.08 \times V_{\text{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ³⁾

Subject to Agreement on the Use of Product Information



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit '	Values	Unit	Test Conditions
			Min.	Max.		
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{\mathrm{DDP}}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ³⁾
Input Hysteresis ¹⁾	HYS	CC	$0.08 \times \\ V_{\rm DDP}$	_	V	CMOS Mode (5 V), Standard Hysteresis
			$V_{ extsf{DDP}}$	_	V	CMOS Mode (3.3 V), Standard Hysteresis
			$V_{ m DDP}$	_	V	CMOS Mode (2.2 V), Standard Hysteresis
			$0.5 imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(5 V), Large Hysteresis
			$0.4 imes V_{ extsf{DDP}}$	$0.75 \times \\ V_{\rm DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis
			$0.2 imes V_{ m DDP}$	$0.65 \times \\ V_{\rm DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis
Pull-up resistor on port pins	R_{PUP}	CC	20	50	kohm	$V_{IN} = V_{SSP}$
Pull-down resistor on port pins	R_{PDP}	CC	20	50	kohm	$V_{IN} = V_{DDP}$
Input leakage current ²⁾	I_{OZP}	CC	-1	1	μА	$0 < V_{\rm IN} < V_{\rm DDP},$ $T_{\rm A} \le 105~{\rm ^{\circ}C}$
Overload current on any pin	I_{OVP}	SR	-5	5	mA	
Absolute sum of overload currents	$\Sigma I_{OV} $	SR	_	25	mA	3)
Voltage on any pin during $V_{\rm DDP}$ power off	V_{PO}	SR	-	0.3	V	4)
$\label{eq:maximum} \begin{array}{l} \mbox{Maximum current per} \\ \mbox{pin (excluding P1, $V_{\rm DDP}$} \\ \mbox{and $V_{\rm SS}$)} \end{array}$	I_{MP}	SR	-10	11	mA	_
Maximum current per high currrent pins	I_{MP1A}	SR	-10	50	mA	_



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

			•	•	•	,
Parameter	Symbol		Limit \	/alues	Unit	Test Conditions
			Min.	Max.		
$\begin{tabular}{ll} \hline & & & & \\ & & & & \\ & & & & \\ & & & &$	I _{MVDD1} S	SR	-	130	mA	3)
Maximum current into $V_{\rm DDP}$ (TSSOP38, VQFN40)	I _{MVDD2} S	SR	_	260	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I _{MVSS1} S	SR	-	130	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I _{MVSS2} S	SR	-	260	mA	3)

Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

²⁾ An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin.

³⁾ Not subject to production test, verified by design/characterization.

⁴⁾ Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.



3.2.2 Analog to Digital Converters (ADC)

Table 12 shows the Analog to Digital Converter (ADC) characteristics.

Table 12 ADC Characteristics (Operating Conditions apply)

Parameter	Symbol		Value	s	Unit	Note /		
		Min.	Тур.	Max.		Test Condition		
Supply voltage range (internal reference)	$V_{ m DD_int}{ m SR}$	1.8	_	3.0	V	SHSCFG.AREF = 11 _B		
		3.0	_	5.5	V	SHSCFG.AREF = 10 _B		
Supply voltage range (external reference)	$V_{ m DD_ext}{ m SR}$	3.0	_	5.5	٧	SHSCFG.AREF = 00_{B}		
Analog input voltage range	$V_{AIN}SR$	<i>V</i> _{SSP} - 0.05	_	<i>V</i> _{DDP} + 0.05	٧			
Auxiliary analog reference ground (SH0-CH0, SH1-CH0)	$V_{REFGND}SR$	V _{SSP} - 0.05	_	V _{DDP} + 0.05	V			
Internal reference	$V_{REFINT}CC$	4.82	5	5.18	V	-40°C - 105°C		
voltage (full scale value)		4.9	5	5.1	V	0°C - 85°C ¹⁾		
Switched capacitance of an analog input ¹⁾	C_{AINS} CC	_	1.2	2	pF	GNCTRxz.GAINy = 00 _B (unity gain)		
		_	1.2	2	pF	GNCTRxz.GAINy = 01 _B (gain g1)		
		_	4.5	6	pF	GNCTRxz.GAINy = 10 _B (gain g2)		
		_	4.5	6	pF	GNCTRxz.GAINy = 11 _B (gain g3)		
Total capacitance of an analog input	C_{AINT} CC	_	_	10	pF	1)		
Total capacitance of the reference input	$C_{AREFT}CC$	_	-	10	pF	1)		



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	neter Symbol Values			s	Unit	Note /		
		Min.	Тур.	Max.		Test Condition		
Gain settings	$G_{IN}CC$		1		_	GNCTRxz.GAINy = 00 _B (unity gain)		
			3		_	GNCTRxz.GAINy = 01 _B (gain g1)		
			6		_	GNCTRxz.GAINy = 10 _B (gain g2)		
			12		_	GNCTRxz.GAINy = 11 _B (gain g3)		
Sample Time	t _{sample} CC	3	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 5.0 V		
		3	-	-	f_{ADC}	V_{DDP} = 3.3 V		
_		30	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 1.8 V		
Sigma delta loop hold time	t _{SD_hold} CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available		
Conversion time in fast compare mode	t _{CF} CC		9		f_{ADC}	2)		
Conversion time in 12-bit mode	t _{C12} CC		20		f_{ADC}	2)		
Maximum sample rate in 12-bit mode ³⁾	$f_{\mathrm{C12}}\mathrm{CC}$	_	-	$f_{\rm ADC}$ / 42.5	_	1 sample pending		
		_	-	f _{ADC} / 62.5	_	2 samples pending		
Conversion time in 10-bit mode	t _{C10} CC		18		f_{ADC}	2)		
Maximum sample rate in 10-bit mode ³⁾	$f_{\mathrm{C10}}\mathrm{CC}$	_	-	f _{ADC} / 40.5	_	1 sample pending		
		_	_	f _{ADC} / 58.5		2 samples pending		
Conversion time in 8-bit mode	t _{C8} CC	16			f_{ADC}	2)		



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Values	3	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Maximum sample rate in 8-bit mode ³⁾	f_{C8} CC	_	-	f _{ADC} / 38.5	-	1 sample pending	
		_	-	f _{ADC} / 54.5	-	2 samples pending	
DNL error	EA _{DNL} CC	-	±2.0	_	LSB 12		
INL error	EA _{INL} CC	_	±4.0	_	LSB 12		
Gain error with external reference	EA _{GAIN} CC	_	±0.5	-	%	SHSCFG.AREF = 00 _B (calibrated)	
Gain error with internal reference	EA _{GAIN} CC	_	±3.6	_	%	SHSCFG.AREF = 1X _B (calibrated), -40°C - 105°C	
		_	±2.0	_	%	SHSCFG.AREF = 1X _B (calibrated), 0°C - 85°C	
Offset error	EA _{OFF} CC	_	±6.0	_	LSB 12	Calibrated	

¹⁾ Not subject to production test, verified by design/characterization.

²⁾ No pending samples assumed, excluding sampling time and calibration.

³⁾ Includes synchronization and calibration (average of gain and offset calibration).






Figure 9 ADC Voltage Supply



3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ($V_{\rm AIN}$) above the $V_{\rm DDP}$ on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 13 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply; V_{DDP} = 3.0 V - 5.5 V)

11 3, DDF ,							
Parameter	Symbol		Values			Unit	Note / Test Condition
			Min.	Тур.	Max.	1	
DC Switching Level	V_{ODC}	CC	60	-	120	mV	$V_{AIN} \geq V_{DDP} + V_{ODC}$
Hysteresis	V_{OHYS}	CC	25	-	V_{ODC}	mV	
Always detected Overvoltage Pulse	t_{OPDD}	CC	103	-	_	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
			88	-	_	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Never detected Overvoltage Pulse	t_{OPDN}	CC	-	-	21	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
			_	-	11	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Detection Delay	$t_{\sf ODD}$	CC	39	-	132	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV
			31	-	121	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV
Release Delay	t_{ORD}	CC	44	-	240	ns	$V_{AIN} \leq V_{DDP}; \ V_{DDP} = 5 \ V$
			57	-	340	ns	$V_{AIN} \leq V_{DDP}; \ V_{DDP} = 3.3 \ V$
Enable Delay	$t_{\sf OED}$	CC	-	_	300	ns	ORCCTRL.ENORCx = 1




Figure 10 ORCx.OUT Trigger Generation



3.2.4 Analog Comparator Characteristics

Table 14 below shows the Analog Comparator characteristics.

Table 14 Analog Comparator Characteristics (Operating Conditions apply)

Parameter	Symbol		Li	mit Val	ues	Unit	
			Min.	Тур.	Max.	Ī	Test Conditions
Input Voltage	V_{CMP}	SR	-0.05	-	V _{DDP} + 0.05	V	
Input Offset	V_{CMPOFF}	CC	_	+/-3	_	mV	High power mode $\Delta~V_{\rm CMP}$ < 200 mV
			_	+/-20	_	mV	Low power mode ²⁾ $\Delta V_{\rm CMP}$ < 200 mV
Propagation Delay ¹⁾²⁾	t _{PDELAY}	CC	_	25	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 100 mV
			_	80	_	ns	High power mode, $\Delta V_{\rm CMP}$ = 25 mV
			_	250	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 100 mV
			_	700	_	ns	Low power mode, $\Delta V_{\rm CMP}$ = 25 mV
Current Consumption ²⁾	I_{ACMP}	CC	_	100	-	μΑ	First active ACMP in high power mode, $\Delta V_{\rm CMP} > 30~{\rm mV}$
			_	66	-	μΑ	Each additional ACMP in high power mode, $\Delta V_{\rm CMP} > 30~{\rm mV}$
			_	10	_	μА	First active ACMP in low power mode
			_	6	-	μΑ	Each additional ACMP in low power mode
Input Hysteresis ²⁾	V_{HYS}	CC	-	15	_	mV	
Filter Delay ¹⁾²⁾	t_{FDELAY}	CC	_	5	_	ns	

¹⁾ Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.

²⁾ Not subject to production test, verified by design.



3.2.5 Temperature Sensor Characteristics

Table 15 Temperature Sensor Characteristics¹⁾

Parameter	Symbol		Values	S	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Measurement time	t _M CC	-	_	10	ms		
Temperature sensor range	$T_{SR}SR$	-40	_	115	°C		
Sensor Accuracy ²⁾	$T_{TSAL}CC$	-	+/- 20	_	°C	<i>T</i> _J = -40 °C	
		-	+/- 12	_	°C	<i>T</i> _J = -25 °C	
		-5	_	5	°C	$T_{J} = 0~^{\circ}C$	
		-2	_	2	°C	T _J = 25 °C	
		-4	_	4	°C	T _J = 70 °C	
		-2	-	2	°C	T _J = 115 °C	

¹⁾ Not subject to production test, verified by design/characterization.

²⁾ The temperature sensor accuracy is independent of the supply voltage.



3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 16 Power Supply Parameters¹⁾

Parameter	Symbol		Value	s	Unit	Note /	
		Min. Typ. ²⁾		Max.		Test Condition	
Active mode current ³⁾	$I_{DDPA}CC$	_	8.8	11.5	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
		_	3.9	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Sleep mode current Peripherals clock enabled ⁴⁾	I _{DDPSE} CC	_	6.2	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
Sleep mode current Peripherals clock disabled ⁵⁾	I _{DDPSD} CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Deep Sleep mode current ⁶⁾	$I_{DDPDS}CC$	_	0.24	-	mA		
Wake-up time from Sleep to Active mode ⁷⁾	t _{SSA} CC	_	6	_	cycles		
Wake-up time from Deep Sleep to Active mode ⁸⁾	t _{DSA} CC	_	280	_	μsec		

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at $T_A = +25$ °C and $V_{DDP} = 5$ V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



Table 17 provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

Table 17 Typical Active Current Consumption¹⁾

Active Current Consumption	Symbol	Limit Values	Unit	Test Condition			
		Тур.					
Baseload current	I_{CPUDDC}	5.04	mA	Modules including Core, SCU, PORT, memories, ANATOP ²⁾			
VADC and SHS	I_{ADCDDC}	3.4	mA	Set CGATCLR0.VADC to 13)			
USIC0	$I_{\rm USIC0DDC}$	0.87	mA	Set CGATCLR0.USIC0 to 14)			
CCU40	I_{CCU40DDC}	0.94	mA	Set CGATCLR0.CCU40 to 1 ⁵⁾			
LEDTSx	$I_{LTSxDDC}$	0.76	mA	Set CGATCLR0.LEDTSx to 16)			
BCCU0	$I_{BCCU0DDC}$	0.24	mA	Set CGATCLR0.BCCU0 to 17)			
WDT	I_{WDTDDC}	0.03	mA	Set CGATCLR0.WDT to 18)			
RTC	I_{RTCDDC}	0.01	mA	Set CGATCLR0.RTC to 19)			

- 1) Not subject to production test, verified by design/characterisation.
- Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.
- 3) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode
- 4) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms
- Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle
- Active current is measured with: module enabled, MCLK=32 MHz, 1 LED column, 6 LED/TS lines, Pad Scheme A with large pad hysteresis config, time slice duration = 1.048 ms
- Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s
- Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s
- 9) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled



3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 18 Flash Memory Parameters

Parameter	Symbol		Values	3	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Erase Time per page	t _{ERASE} CC	6.8	7.1	7.6	ms	
Program time per block	t _{PSER} CC	102	152	204	μS	
Wake-Up time	t _{WU} CC	-	32.2	_	μS	
Read time per word	t _a CC	-	50	-	ns	
Data Retention Time	t _{RET} CC	10	-	_	years	Max. 100 erase / program cycles
Flash Wait States 1)	N _{WSFLASH} CC	0	0.5	-		$f_{\rm MCLK} = 8 \rm MHz$
		0	1.4	_		$f_{\rm MCLK}$ = 16 MHz
		1	1.9	_		$f_{\rm MCLK} = 32 \ \rm MHz$
Erase Cycles per page	N _{ECYC} CC	_	_	5*10 ⁴	cycles	
Total Erase Cycles	N _{TECYC} CC	-	_	2*10 ⁶	cycles	

¹⁾ Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 11 Rise/Fall Time Parameters




Figure 12 Testing Waveform, Output Delay




Figure 13 Testing Waveform, Output High Impedance



3.3.2 Output Rise/Fall Times

Table 19 provides the characteristics of the output rise/fall times in the XMC1200. **Figure 11** describes the rise time and fall time parameters.

Table 19 Output Rise/Fall Times Parameters (Operating Conditions apply)

Parameter	Symbol	Limit	t Values	Unit	Test Conditions	
		Min.	Max.			
Rise/fall times on High Current Pad ¹⁾²⁾	$t_{HCPR},$	_	9	ns	50 pF @ 5 V ³⁾	
	t_{HCPF}	_	12	ns	50 pF @ 3.3 V ⁴⁾	
		-	25	ns	50 pF @ 1.8 V ⁵⁾	
Rise/fall times on	t_{R},t_{F}	_	12	ns	50 pF @ 5 V ⁶⁾	
Standard Pad ¹⁾²⁾		_	15	ns	50 pF @ 3.3 V ⁷⁾ .	
		_	31	ns	50 pF @ 1.8 V ⁸⁾ .	

¹⁾ Rise/Fall time parameters are taken with 10% - 90% of supply.

²⁾ Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.

³⁾ Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.150 \text{ ns/pF}$ at 5 V supply voltage.

⁴⁾ Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.205 \text{ ns/pF}$ at 3.3 V supply voltage.

⁵⁾ Additional rise/fall time valid for C₁ = 50 pF - C₁ = 100 pF @ 0.445 ns/pF at 1.8 V supply voltage.

⁶⁾ Additional rise/fall time valid for $C_L = 50 \text{ pF} - C_L = 100 \text{ pF} @ 0.225 \text{ ns/pF}$ at 5 V supply voltage.

⁷⁾ Additional rise/fall time valid for C₁ = 50 pF - C₁ = 100 pF @ 0.288 ns/pF at 3.3 V supply voltage.

⁸⁾ Additional rise/fall time valid for C_L = 50 pF - C_L = 100 pF @ 0.588 ns/pF at 1.8 V supply voltage.



3.3.3 Power-Up and Supply Threshold Charcteristics

Table 20 provides the characteristics of the supply threshold in XMC1200.

Table 20 Power-Up and Supply Threshold Parameters (Operating Conditions apply) 1)

Parameter	Symbol	\	/alues		Unit	Note /
		Min.	Тур.	Max.		Test Condition
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 ⁷	μS	
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{ extsf{VDDPOP}} \operatorname{SR}$	0	_	0.1	V/µs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{2)} m SR$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits ³⁾
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}CC$	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 _B
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 _B
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 _B
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{ m DDPBO}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t _{SSW} SR	_	320	_	μS	Time to the first user code instruction ⁴⁾

¹⁾ Not all parameters are 100% tested, but are verified by design/characterisation.

A capacitor of at least 100 nF has to be added between V_{DDP} and V_{SSP} to fulfill the requirement as stated for this parameter.



- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTATO are gated.




Figure 14 Supply Threshold Parameters



3.3.4 On-Chip Oscillator Characteristics

Table 21 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1200.

Table 21 64 MHz DCO1 Characteristics (Operating Conditions apply)

						_			
Parameter	Syml	ool	Lir	nit Val	ues	Unit	Test Conditions		
			Min.	Тур.	Max.				
Nominal frequency	f_{NOM}	CC	63.5	64	64.5	MHz	under nominal conditions ¹⁾ after trimming		
Accuracy	Δf_{LT}	CC	-1.7	_	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$, over temperature $(0 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C})^{2)}$		
			-3.9	_	4.0	%	with respect to $f_{NOM}(typ)$, over temperature (-40 °C to 105 °C) ²⁾		
Accuracy with calibration based on temperature sensor	Δf_{LTT}	CC	-1.3	_	1.25	%	with respect to $f_{NOM}(typ)$, over temperature $(T_A = 0 ^{\circ}\text{C to } 105 ^{\circ}\text{C})^{2)}$		
			-2.6	_	1.25	%	with respect to $f_{NOM}(typ)$, over temperature $(T_A = -40 ^{\circ}\text{C to } 105 ^{\circ}\text{C})^2)$		

¹⁾ The deviation is relative to the factory trimmed frequency at nominal $V_{\rm DDC}$ and $T_{\rm A}$ = + 25 °C.

²⁾ Not subject to production test, verified by design/characterisation.



Figure 15 shows the typical curves for the accuracy of DCO1, with and without calibration based on temperature sensor, respectively.




Figure 15 Typical DCO1 accuracy over temperature

Table 22 provides the characteristics of the 32 kHz clock output from digital controlled oscillators, DCO2 in XMC1200.

Table 22 32 kHz DCO2 Characteristics (Operating Conditions apply)

Parameter	Syml	Symbol		nit Valu	ies	Unit	Test Conditions
				Тур.	Max.		
Nominal frequency	f_{NOM}	СС	32.5	32.75	33	kHz	under nominal conditions ¹⁾ after trimming
Accuracy	Δf_{LT}	CC	-1.7	_	3.4	%	with respect to f_{NOM} (typ), over temperature (0 °C to 85 °C) ²⁾
			-3.9	_	4.0	%	with respect to f_{NOM} (typ), over temperature (-40 °C to 105 °C) ²⁾

¹⁾ The deviation is relative to the factory trimmed frequency at nominal $V_{\rm DDC}$ and $T_{\rm A}$ = + 25 °C.

²⁾ Not subject to production test, verified by design/characterisation.



3.3.5 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 23
 SWD Interface Timing Parameters (Operating Conditions apply)

Parameter	Symbol		Values	i	Unit		
		Min.	Тур.	Max.		Test Condition	
SWDCLK high time	t ₁ SR	50	-	500000	ns	_	
SWDCLK low time	t ₂ SR	50	-	500000	ns	_	
SWDIO input setup to SWDCLK rising edge	t ₃ SR	10	_	_	ns	_	
SWDIO input hold after SWDCLK rising edge	t ₄ SR	10	_	_	ns	_	
SWDIO output valid time	t ₅ CC	_	-	68	ns	C _L = 50 pF	
after SWDCLK rising edge		_	-	62	ns	C _L = 30 pF	
SWDIO output hold time from SWDCLK rising edge	t ₆ CC	4	_	_	ns		




Figure 16 SWD Timing



3.3.6 SPD Timing Requirements

The optimum SPD decision time between 0_B and 1_B is 0.75 μ s. With this value the system has maximum robustness against frequency deviations of the sampling clock on tool and on device side. However it is not always possible to exactly match this value with the given constraints for the sample clock. For instance for a oversampling rate of 4, the sample clock will be 8 MHz and in this case the closest possible effective decision time is 5.5 clock cycles (0.69 μ s).

Table 24 Optimum Number of Sample Clocks for SPD

Sample Freq.	Sampling Factor		Sample Clocks 1 _B	Effective Decision Time ¹⁾	Remark
8 MHz	4	1 to 5	6 to 12	0.69 µs	The other closest option (0.81 µs) for the effective decision time is less robust.

¹⁾ Nominal sample frequency period multiplied with 0.5 + (max. number of 0_R sample clocks)

For a balanced distribution of the timing robustness of SPD between tool and device, the timing requirements for the tool are:

- Frequency deviation of the sample clock is +/- 5%
- Effective decision time is between 0.69 μs and 0.75 μs (calculated with nominal sample frequency)



3.3.7 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 25 USIC SSC Master Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> ₁	CC	80	_	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	<i>t</i> ₂	CC	0	_	-	ns	
Data output DOUT[3:0] valid time	t_3	CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	<i>t</i> ₄	SR	80	_	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	<i>t</i> ₅	SR	0	_	_	ns	

Table 26 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t ₁₀	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t ₁₁	SR	10	_	-	ns	



Table 26 USIC SSC Slave Mode Timing (cont'd)

Parameter	Symbol			Values	S	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t ₁₂	SR	10	_	_	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t ₁₃	SR	10	_	-	ns	
Data output DOUT[3:0] valid time	t ₁₄	СС	-	_	80	ns	

¹⁾ These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 17 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

Subject to Agreement on the Use of Product Information



3.3.7.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: Operating Conditions apply.

Table 27 USIC IIC Standard Mode Timing¹⁾

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 28 USIC IIC Fast Mode Timing 1)

Parameter	Symbol		Values	6	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}$ SR	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

²⁾ C_b refers to the total capacitance of one bus line in pF.






Figure 18 USIC IIC Stand and Fast Mode Timing

3.3.7.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: Operating Conditions apply.

Table 29 USIC IIS Master Transmitter Timing

Parameter	Symbol	Symbol Values				Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	$2/f_{MCLK}$	-	-	ns	$V_{DDP} \geq 3\;V$
		$4/f_{MCLK}$	-	-	ns	$V_{DDP}\!<\!3\;V$
Clock HIGH	t ₂ CC	0.35 x	-	-	ns	
		t_{1min}				
Clock Low	t ₃ CC	0.35 x	-	-	ns	
		t_{1min}				
Hold time	t ₄ CC	0	-	-	ns	
Clock rise time	t ₅ CC	-	-	0.15 x	ns	
				t_{1min}		






Figure 19 USIC IIS Master Transmitter Timing

Table 30 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values	i	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Clock period	t ₆ SR	$4/f_{MCLK}$	-	-	ns	
Clock HIGH	t ₇ SR	0.35 x t _{6min}	-	-	ns	
Clock Low	t ₈ SR	0.35 x t _{6min}	-	-	ns	
Set-up time	t ₉ SR	0.2 x t _{6min}	-	-	ns	
Hold time	t ₁₀ SR	10	-	-	ns	




Figure 20 USIC IIS Slave Receiver Timing



4 Package and Reliability

The XMC1200 is a member of the XMC1000 Derivatives of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the exposed die pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 31 provides the thermal characteristics of the packages used in XMC1200.

Table 31 Thermal Characteristics of the Packages

Parameter	Symbol	Lim	it Values	Unit	Package Types
		Min.	Max.		
Exposed Die Pad Dimensions	Ex × Ey	-	2.7 × 2.7	mm	PG-VQFN-24-19
	CC	-	3.7 × 3.7	mm	PG-VQFN-40-13
Thermal resistance Junction-Ambient	$R_{\Theta \sf JA}$ CC	-	104.6	K/W	PG-TSSOP-16-8 ¹⁾
		-	83.2	K/W	PG-TSSOP-28-16 ¹⁾
		-	70.3	K/W	PG-TSSOP-38-9 ¹⁾
		-	46.0	K/W	PG-VQFN-24-19 ¹⁾
		-	38.4	K/W	PG-VQFN-40-13 ¹⁾

¹⁾ Device mounted on a 4-layer JEDEC board (JESD 51-5); exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground $V_{\rm SSP}$, independent of EMC and thermal requirements.

4.1.1 Thermal Considerations

When operating the XMC1200 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 115 °C.



The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta,\text{IA}}$

The internal power consumption is defined as

 $P_{\mathsf{INT}} = V_{\mathsf{DDP}} \times I_{\mathsf{DDP}}$ (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as

$$P_{\mathsf{IOSTAT}} = \Sigma ((V_{\mathsf{DDP}}\text{-}V_{\mathsf{OH}}) \times I_{\mathsf{OH}}) + \Sigma (V_{\mathsf{OL}} \times I_{\mathsf{OL}})$$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce V_{DDP} , if possible in the system
- Reduce the system frequency
- Reduce the number of output pins
- · Reduce the load on active output drivers



4.2 Package Outlines




Figure 21 PG-TSSOP-38-9






Figure 22 PG-TSSOP-28-16






Figure 23 PG-TSSOP-16-8






Figure 24 PG-VQFN-24-19






Figure 25 PG-VQFN-40-13

All dimensions in mm.



Quality Declaration

5 Quality Declaration

Table 32 shows the characteristics of the quality parameters in the XMC1200.

Table 32 Quality Parameters

Parameter	Symbol	Limit Val	ues	Unit	Notes
		Min.	Max.		
ESD susceptibility according to Human Body Model (HBM)	V _{HBM} SR	-	2000	V	Conforming to EIA/JESD22- A114-B
ESD susceptibility according to Charged Device Model (CDM) pins	V_{CDM} SR	-	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020C

www.infineon.com

Published by Infineon Technologies AG