

# Project Report

Dual slope Analogue to Digital Converter

Muhammad Umar Farooq

## **Theoretical Background:**

### **Analogue Signal:**

An analog signal is any continuous signal representing some other quantity, i.e., *analogous* to another quantity. For example, in an analog audio signal, the instantaneous signal voltage varies continuously with the pressure of the sound waves.

### **Digital Signal:**


A digital signal is a signal that represents data as a sequence of discrete values; at any given time it can only take on, at most, one of a finite number of values.

### **Analogue to Digital Converter:**

In electronics, an analog-to-digital converter (ADC, A/D, or A-to-D) is a system that converts an analog signal, such as a sound picked up by a microphone or light entering a digital camera, into a digital signal. An ADC may also provide an isolated measurement such as an electronic device that converts an analog input voltage or current to a digital number representing the magnitude of the voltage or current.

### **Dual Slope type ADC**

In dual slope type ADC, the integrator generates two different ramps, one with the known analog input voltage  $V_A$  and another with a known reference voltage  $-V_{ref}$ . Hence it is called a dual slope A to D converter. The logic diagram for the same is shown below.



## Operation:

The binary counter is initially reset to 0000; the output of integrator reset to 0V and the input to the ramp generator or integrator is switched to the unknown analog input voltage  $V_A$ .

The analog input voltage  $V_A$  is integrated by the inverting integrator and generates a negative ramp output. The output of comparator is positive, and the clock is passed through the AND gate. This results in counting up of the binary counter.

The negative ramp continues for a fixed time period  $t_1$ , which is determined by a count detector for the time period  $t_1$ . At the end of the fixed time period  $t_1$ , the ramp output of integrator is given by

$$\therefore V_S = -V_A / RC \times t_1$$

When the counter reaches the fixed count at time period  $t_1$ , the binary counter resets to 0000 and switches the integrator input to a negative reference voltage  $-V_{ref}$ .

Now the ramp generator starts with the initial value  $-V_S$  and increases in positive direction until it reaches 0V and the counter gets advanced. When  $V_S$  reaches 0V, comparator output becomes negative (i.e. logic 0) and the AND gate is deactivated. Hence no further clock is applied through AND gate. Now, the conversion cycle is said to be completed and the positive ramp voltage is given by

$$\therefore V_S = V_{ref} / RC \times t_2$$

Where  $V_{ref}$  &  $RC$  are constants and time period  $t_2$  is variable.  
The dual ramp output waveform is shown below.

Since ramp generator voltage starts at 0V, decreasing down to  $-V_s$  and then increasing up to 0V, the amplitude of negative and positive ramp voltages can be equated as follows.

$$\begin{aligned}\therefore V_{ref}/RC \times t_2 &= -V_A/RC \times t_1 \\ \therefore t_2 &= -t_1 \times V_A/V_{ref} \\ \therefore V_A &= -V_{ref} \times t_1/t_2\end{aligned}$$

Thus, the unknown analog input voltage  $V_A$  is proportional to the time period  $t_2$ , because  $V_{ref}$  is a known reference voltage and  $t_1$  is the predetermined time period.

The actual conversion of analog voltage  $V_A$  into a digital count occurs during time  $t_2$ . The binary counter gives corresponding digital value for time period  $t_2$ . The clock is connected to the counter at the beginning of  $t_2$  and is disconnected at the end of  $t_2$ . Thus, the counter counts digital output as

$$\text{Digital output} = (\text{counts/sec}) \times t_2$$

$$\therefore \text{Digital output} = (\text{counts/sec}) [t_1 \times V_A/V_{ref}]$$

For example, consider the clock frequency is 1 MHz, the reference voltage is -1V, the fixed time period  $t_1$  is 1ms and the  $RC$  time constant is also 1 ms. Assuming the unknown analog input voltage amplitude as  $V_A = 5V$ , during the fixed time period  $t_1$ , the integrator output  $V_s$  is

$$\therefore V_s = -V_A/RC \times t_1 = (-5)/1\text{ms} \times 1\text{ms} = -5V$$

During the time period  $t_2$ , ramp generator will integrate all the way back to 0V.

$$\therefore t_2 = V_s/V_{ref} \times RC = (-5)/(-1) \times 1\text{ms} = 5\text{ms} = 5000\mu\text{s}$$

Hence the 4-bit counter value is 5000, and by activating the decimal point of MSD seven segment displays, the display can directly read as 5V.

## Components Used:


### Resistors:




### Capacitors:



### And Gate:




**Op- Amp:**



**Relay:**




**Counter ICs:**



**Other Components include DC sources and Clock signal and Seven Segment Display/LEDs.**

## Proteus Circuit:



## Switching:

