forked from openwrt/openwrt
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Adds the sub-target for the RTL930X-based routers. Adds an initial kernel configuration. Signed-off-by: Birger Koblitz <git@birger-koblitz.de>
- Loading branch information
Showing
2 changed files
with
222 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,209 @@ | ||
CONFIG_AQUANTIA_PHY=y | ||
CONFIG_ARCH_32BIT_OFF_T=y | ||
CONFIG_ARCH_HIBERNATION_POSSIBLE=y | ||
CONFIG_ARCH_MMAP_RND_BITS_MAX=15 | ||
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=15 | ||
CONFIG_ARCH_SUSPEND_POSSIBLE=y | ||
CONFIG_BLK_DEV_RAM=y | ||
CONFIG_BLK_DEV_RAM_COUNT=16 | ||
CONFIG_BLK_DEV_RAM_SIZE=4096 | ||
CONFIG_CEVT_RTL9300=y | ||
# CONFIG_CEVT_R4K is not set | ||
CONFIG_CLKDEV_LOOKUP=y | ||
CONFIG_CLKSRC_MMIO=y | ||
CONFIG_CLONE_BACKWARDS=y | ||
CONFIG_COMMON_CLK=y | ||
CONFIG_COMMON_CLK_BOSTON=y | ||
CONFIG_COMPAT_32BIT_TIME=y | ||
CONFIG_CONSOLE_LOGLEVEL_DEFAULT=15 | ||
CONFIG_CPU_BIG_ENDIAN=y | ||
CONFIG_CPU_GENERIC_DUMP_TLB=y | ||
CONFIG_CPU_HAS_DIEI=y | ||
CONFIG_CPU_HAS_PREFETCH=y | ||
CONFIG_CPU_HAS_RIXI=y | ||
CONFIG_CPU_HAS_SYNC=y | ||
CONFIG_CPU_MIPS32=y | ||
# CONFIG_CPU_MIPS32_R1 is not set | ||
CONFIG_CPU_MIPS32_R2=y | ||
CONFIG_CPU_MIPSR2=y | ||
CONFIG_CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS=y | ||
CONFIG_CPU_R4K_CACHE_TLB=y | ||
CONFIG_CPU_SUPPORTS_32BIT_KERNEL=y | ||
CONFIG_CPU_SUPPORTS_HIGHMEM=y | ||
CONFIG_CPU_SUPPORTS_MSA=y | ||
CONFIG_CRYPTO_GF128MUL=y | ||
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=2 | ||
CONFIG_CRYPTO_NULL2=y | ||
CONFIG_CRYPTO_RNG2=y | ||
CONFIG_CSRC_R4K=y | ||
CONFIG_DEBUG_INFO=y | ||
CONFIG_DEBUG_SECTION_MISMATCH=y | ||
CONFIG_DMA_NONCOHERENT=y | ||
CONFIG_DTC=y | ||
CONFIG_EARLY_PRINTK=y | ||
CONFIG_EARLY_PRINTK_8250=y | ||
CONFIG_FIXED_PHY=y | ||
CONFIG_FORCE_MAX_ZONEORDER=13 | ||
CONFIG_FW_LOADER_PAGED_BUF=y | ||
CONFIG_GENERIC_ATOMIC64=y | ||
CONFIG_GENERIC_CLOCKEVENTS=y | ||
CONFIG_GENERIC_CMOS_UPDATE=y | ||
CONFIG_GENERIC_CPU_AUTOPROBE=y | ||
CONFIG_GENERIC_GETTIMEOFDAY=y | ||
CONFIG_GENERIC_IOMAP=y | ||
CONFIG_GENERIC_IRQ_CHIP=y | ||
CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y | ||
CONFIG_GENERIC_IRQ_SHOW=y | ||
CONFIG_GENERIC_LIB_ASHLDI3=y | ||
CONFIG_GENERIC_LIB_ASHRDI3=y | ||
CONFIG_GENERIC_LIB_CMPDI2=y | ||
CONFIG_GENERIC_LIB_LSHRDI3=y | ||
CONFIG_GENERIC_LIB_UCMPDI2=y | ||
CONFIG_GENERIC_PCI_IOMAP=y | ||
CONFIG_GENERIC_PHY=y | ||
CONFIG_GENERIC_PINCONF=y | ||
CONFIG_GENERIC_PINCTRL_GROUPS=y | ||
CONFIG_GENERIC_PINMUX_FUNCTIONS=y | ||
CONFIG_GENERIC_SCHED_CLOCK=y | ||
CONFIG_GENERIC_SMP_IDLE_THREAD=y | ||
CONFIG_GENERIC_TIME_VSYSCALL=y | ||
CONFIG_GPIOLIB=y | ||
CONFIG_GPIOLIB_IRQCHIP=y | ||
CONFIG_GPIO_GENERIC=y | ||
CONFIG_GPIO_PCA953X=y | ||
CONFIG_GPIO_REALTEK_OTTO=y | ||
CONFIG_GPIO_RTL8231=y | ||
CONFIG_GRO_CELLS=y | ||
CONFIG_HANDLE_DOMAIN_IRQ=y | ||
CONFIG_HARDWARE_WATCHPOINTS=y | ||
CONFIG_HAS_DMA=y | ||
CONFIG_HAS_IOMEM=y | ||
CONFIG_HAS_IOPORT_MAP=y | ||
CONFIG_HIGH_RES_TIMERS=y | ||
CONFIG_HWMON=y | ||
CONFIG_HZ_PERIODIC=y | ||
CONFIG_I2C=y | ||
CONFIG_I2C_ALGOBIT=y | ||
CONFIG_I2C_BOARDINFO=y | ||
CONFIG_I2C_CHARDEV=y | ||
CONFIG_I2C_GPIO=y | ||
CONFIG_I2C_MUX=y | ||
CONFIG_I2C_MUX_RTL9300=y | ||
CONFIG_I2C_RTL9300=y | ||
CONFIG_I2C_SMBUS=y | ||
CONFIG_INITRAMFS_SOURCE="" | ||
CONFIG_IRQCHIP=y | ||
CONFIG_IRQ_DOMAIN=y | ||
CONFIG_IRQ_FORCED_THREADING=y | ||
CONFIG_IRQ_MIPS_CPU=y | ||
CONFIG_IRQ_WORK=y | ||
CONFIG_JFFS2_ZLIB=y | ||
CONFIG_LEDS_GPIO=y | ||
CONFIG_LEGACY_PTYS=y | ||
CONFIG_LEGACY_PTY_COUNT=256 | ||
CONFIG_LIBFDT=y | ||
CONFIG_LLD_VERSION=0 | ||
CONFIG_LOCK_DEBUGGING_SUPPORT=y | ||
CONFIG_MARVELL_PHY=y | ||
CONFIG_MDIO_BUS=y | ||
CONFIG_MDIO_DEVICE=y | ||
CONFIG_MDIO_DEVRES=y | ||
CONFIG_MDIO_I2C=y | ||
CONFIG_MDIO_SMBUS=y | ||
CONFIG_MEMFD_CREATE=y | ||
CONFIG_MFD_SYSCON=y | ||
CONFIG_MIGRATION=y | ||
CONFIG_MIPS=y | ||
CONFIG_MIPS_ASID_BITS=8 | ||
CONFIG_MIPS_ASID_SHIFT=0 | ||
CONFIG_MIPS_CBPF_JIT=y | ||
CONFIG_MIPS_CLOCK_VSYSCALL=y | ||
# CONFIG_MIPS_CMDLINE_DTB_EXTEND is not set | ||
# CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER is not set | ||
CONFIG_MIPS_CMDLINE_FROM_DTB=y | ||
# CONFIG_MIPS_ELF_APPENDED_DTB is not set | ||
CONFIG_MIPS_L1_CACHE_SHIFT=5 | ||
CONFIG_MIPS_LD_CAN_LINK_VDSO=y | ||
# CONFIG_MIPS_NO_APPENDED_DTB is not set | ||
# CONFIG_MIPS_MT_SMP is not set | ||
# CONFIG_MIPS_MT_FPAFF is not set | ||
CONFIG_NR_CPUS=2 | ||
CONFIG_MIPS_RAW_APPENDED_DTB=y | ||
CONFIG_MIPS_SPRAM=y | ||
CONFIG_MODULES_USE_ELF_REL=y | ||
CONFIG_MTD_CFI_ADV_OPTIONS=y | ||
CONFIG_MTD_CFI_GEOMETRY=y | ||
CONFIG_MTD_CMDLINE_PARTS=y | ||
CONFIG_MTD_JEDECPROBE=y | ||
CONFIG_MTD_SPI_NOR=y | ||
CONFIG_MTD_SPLIT_BRNIMAGE_FW=y | ||
CONFIG_MTD_SPLIT_EVA_FW=y | ||
CONFIG_MTD_SPLIT_FIRMWARE=y | ||
CONFIG_MTD_SPLIT_TPLINK_FW=y | ||
CONFIG_MTD_SPLIT_UIMAGE_FW=y | ||
CONFIG_NEED_DMA_MAP_STATE=y | ||
CONFIG_NEED_PER_CPU_KM=y | ||
CONFIG_NET_DEVLINK=y | ||
CONFIG_NET_DSA=y | ||
CONFIG_NET_DSA_RTL83XX=y | ||
CONFIG_NET_DSA_TAG_TRAILER=y | ||
CONFIG_NET_RTL838X=y | ||
CONFIG_NET_SWITCHDEV=y | ||
CONFIG_NO_GENERIC_PCI_IOPORT_MAP=y | ||
CONFIG_NVMEM=y | ||
CONFIG_OF=y | ||
CONFIG_OF_ADDRESS=y | ||
CONFIG_OF_EARLY_FLATTREE=y | ||
CONFIG_OF_FLATTREE=y | ||
CONFIG_OF_GPIO=y | ||
CONFIG_OF_IRQ=y | ||
CONFIG_OF_KOBJ=y | ||
CONFIG_OF_MDIO=y | ||
CONFIG_OF_NET=y | ||
CONFIG_PCI_DRIVERS_LEGACY=y | ||
CONFIG_PERF_USE_VMALLOC=y | ||
CONFIG_PGTABLE_LEVELS=2 | ||
CONFIG_PHYLIB=y | ||
CONFIG_PHYLINK=y | ||
CONFIG_PINCTRL=y | ||
CONFIG_POWER_RESET=y | ||
CONFIG_POWER_RESET_GPIO_RESTART=y | ||
CONFIG_POWER_RESET_SYSCON=y | ||
CONFIG_RATIONAL=y | ||
CONFIG_REALTEK_OTTO_WDT=y | ||
CONFIG_REALTEK_PHY=y | ||
CONFIG_REALTEK_SOC_PHY=y | ||
CONFIG_REGMAP=y | ||
CONFIG_REGMAP_MMIO=y | ||
CONFIG_RESET_CONTROLLER=y | ||
CONFIG_RTL83XX=y | ||
# CONFIG_RTL838X is not set | ||
# CONFIG_RTL839X is not set | ||
CONFIG_RTL930X=y | ||
# CONFIG_RTL931X is not set | ||
CONFIG_SERIAL_MCTRL_GPIO=y | ||
CONFIG_SERIAL_OF_PLATFORM=y | ||
CONFIG_SFP=y | ||
CONFIG_SPI=y | ||
CONFIG_SPI_MASTER=y | ||
CONFIG_SPI_MEM=y | ||
CONFIG_SRCU=y | ||
CONFIG_SWPHY=y | ||
CONFIG_SYSCTL_EXCEPTION_TRACE=y | ||
CONFIG_SYS_HAS_CPU_MIPS32_R1=y | ||
CONFIG_SYS_HAS_CPU_MIPS32_R2=y | ||
CONFIG_SYS_HAS_EARLY_PRINTK=y | ||
CONFIG_SYS_SUPPORTS_32BIT_KERNEL=y | ||
CONFIG_SYS_SUPPORTS_ARBIT_HZ=y | ||
CONFIG_SYS_SUPPORTS_BIG_ENDIAN=y | ||
CONFIG_SYS_SUPPORTS_MIPS16=y | ||
CONFIG_TARGET_ISA_REV=2 | ||
CONFIG_TICK_CPU_ACCOUNTING=y | ||
CONFIG_TIMER_OF=y | ||
CONFIG_TIMER_PROBE=y | ||
CONFIG_TINY_SRCU=y | ||
CONFIG_USE_GENERIC_EARLY_PRINTK_8250=y | ||
CONFIG_USE_OF=y | ||
CONFIG_WATCHDOG_CORE=y | ||
CONFIG_ZLIB_DEFLATE=y | ||
CONFIG_ZLIB_INFLATE=y |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,13 @@ | ||
# SPDX-License-Identifier: GPL-2.0-only | ||
ARCH:=mips | ||
SUBTARGET:=rtl930x | ||
CPU_TYPE:=24kc | ||
BOARD:=realtek | ||
BOARDNAME:=Realtek MIPS RTL930X | ||
|
||
KERNEL_PATCHVER:=5.10 | ||
|
||
define Target/Description | ||
Build firmware images for Realtek RTL930x based boards. | ||
endef | ||
|