/
main.c
874 lines (658 loc) · 26.6 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
/*
* main.c
*
* Created on: Jan 22, 2016
* Author: zydrunas
*/
#include "io.h"
#include "system.h"
//#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <altera_avalon_spi.h>
#include "alt_types.h"
#include "LMS64C_protocol.h"
#include "sodera_pcie_brd_v1r0.h"
//#include "spi_flash_lib.h"
#include "i2c_opencores.h"
#define sbi(p,n) ((p) |= (1UL << (n)))
#define cbi(p,n) ((p) &= ~(1 << (n)))
//get info
//#define FW_VER 1 //Initial version
//#define FW_VER 3 //
//#define FW_VER 4 //Commands CMD_GPIO_WR, CMD_GPIO_RD, CMD_GPIO_DIR_WR and CMD_GPIO_DIR_RD added
#define FW_VER 5 // DAC value read from EEPROM memory
#define SPI_NR_LMS7002M 0
#define SPI_NR_BRD 1
#define SPI_NR_DAC 0
#define SPI_NR_ADF4002 0
//#define SPI_NR_FLASH 0
//CMD_PROG_MCU
#define PROG_EEPROM 1
#define PROG_SRAM 2
#define BOOT_MCU 3
///CMD_PROG_MCU
#define MCU_CONTROL_REG 0x02
#define MCU_STATUS_REG 0x03
#define MCU_FIFO_WR_REG 0x04
#define MAX_MCU_RETRIES 30
#define DAC_VAL_ADDR 0x0010 // Address in EEPROM memory where TCXO DAC value is stored
#define DAC_DEFF_VAL 125 // Default TCXO DAC value loaded when EEPROM is empty
uint8_t MCU_retries;
uint8_t test, block, cmd_errors, glEp0Buffer_Rx[64], glEp0Buffer_Tx[64];
tLMS_Ctrl_Packet *LMS_Ctrl_Packet_Tx = (tLMS_Ctrl_Packet*)glEp0Buffer_Tx;
tLMS_Ctrl_Packet *LMS_Ctrl_Packet_Rx = (tLMS_Ctrl_Packet*)glEp0Buffer_Rx;
unsigned char dac_val = 125;
unsigned char dac_data[2];
signed short int converted_val = 300;
int flash_page = 0, flash_page_data_cnt = 0, flash_data_cnt_free = 0, flash_data_counter_to_copy = 0;
//FPGA conf
unsigned long int last_portion, current_portion, fpga_data;
unsigned char data_cnt;
unsigned char sc_brdg_data[4];
unsigned char flash_page_data[FLASH_PAGE_SIZE];
tBoard_Config_FPGA *Board_Config_FPGA = (tBoard_Config_FPGA*) flash_page_data;
unsigned long int fpga_byte;
/** This function checks if all blocks could fit in data field.
* If blocks will not fit, function returns TRUE. */
unsigned char Check_many_blocks (unsigned char block_size)
{
if (LMS_Ctrl_Packet_Rx->Header.Data_blocks > (sizeof(LMS_Ctrl_Packet_Tx->Data_field)/block_size))
{
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_BLOCKS_ERROR_CMD;
return 1;
}
else return 0;
return 1;
}
/**
* Gets 64 bytes packet from FIFO.
*/
void getFifoData(uint8_t *buf, uint8_t k)
{
uint8_t cnt = 0;
uint32_t* dest = (uint32_t*)buf;
for(cnt=0; cnt<k/sizeof(uint32_t); ++cnt)
{
dest[cnt] = IORD(AV_FIFO_INT_0_BASE, 1); // Read Data from FIFO
};
}
/**
* Gets led_pattern as parameter in order to write to the register.
*/
void set_led(unsigned char led_pattern)
{
IOWR(LEDS_BASE, 0, led_pattern); // writes register
}
/**
* Configures LM75
*/
void Configure_LM75(void)
{
int spirez;
// OS polarity configuration
spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x01, 0); // Pointer = configuration register
//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x04, 1); //Configuration value: OS polarity = 1, Comparator/int = 0, Shutdown = 0
// THYST configuration
spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x02, 0); // Pointer = THYST register
//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 45, 0); // Set THYST H
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0, 1); // Set THYST L
// TOS configuration
spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x03, 0); // Pointer = TOS register
//spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 55, 0); // Set TOS H
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0, 1); // Set TOS L
}
/*
void testFlash(void)
{
uint16_t cnt = 0, page = 0;
uint8_t spirez;
spirez = FlashSpiEraseSector(SPI_FPGA_AS_BASE, SPI_NR_FLASH, CyTrue, 0);
for(page = 0; page < 10; page++)
{
for(cnt = 0; cnt < 256; cnt++)
{
flash_page_data[cnt] = cnt+page;
}
spirez = FlashSpiTransfer(SPI_FPGA_AS_BASE, SPI_NR_FLASH, page, FLASH_PAGE_SIZE, flash_page_data, 0);
}
for(page = 0; page < 10; page++)
{
spirez = FlashSpiTransfer(SPI_FPGA_AS_BASE, SPI_NR_FLASH, page, FLASH_PAGE_SIZE, flash_page_data, 1);
}
}
*/
/**
* @brief Function to control DAC for TCXO frequency control
* @param oe output enable control: 0 - output disabled, 1 - output enabled
* @param data pointer to DAC value (1 byte)
*/
void Control_TCXO_DAC (unsigned char oe, unsigned char *data) //controls DAC (AD5601)
{
volatile int spirez;
unsigned char DAC_data[2];
if (oe == 0) //set DAC out to three-state
{
DAC_data[0] = 0xC0; //POWER-DOWN MODE = THREE-STATE (MSB bits = 11) + MSB data
DAC_data[1] = 0x00; //LSB data
spirez = alt_avalon_spi_command(SPI_1_DAC_BASE, SPI_NR_DAC, 2, DAC_data, 0, NULL, 0);
}
else //enable DAC output, set new val
{
DAC_data[0] = (*data) >>2; //POWER-DOWN MODE = NORMAL OPERATION (MSB bits =00) + MSB data
DAC_data[1] = (*data) <<6; //LSB data
spirez = alt_avalon_spi_command(SPI_1_DAC_BASE, SPI_NR_DAC, 2, DAC_data, 0, NULL, 0);
}
}
/**
* @brief Function to control ADF for TCXO frequency control
* @param oe output enable control: 0 - output disabled, 1 - output enabled
* @param data pointer to ADF data block (3 bytes)
*/
void Control_TCXO_ADF (unsigned char oe, unsigned char *data) //controls ADF4002
{
volatile int spirez;
unsigned char ADF_data[12], ADF_block;
if (oe == 0) //set ADF4002 CP to three-state and MUX_OUT to DGND
{
ADF_data[0] = 0x1f;
ADF_data[1] = 0x81;
ADF_data[2] = 0xf3;
ADF_data[3] = 0x1f;
ADF_data[4] = 0x81;
ADF_data[5] = 0xf2;
ADF_data[6] = 0x00;
ADF_data[7] = 0x01;
ADF_data[8] = 0xf4;
ADF_data[9] = 0x01;
ADF_data[10] = 0x80;
ADF_data[11] = 0x01;
//Reconfigure_SPI_for_LMS();
//write data to ADF
for(ADF_block = 0; ADF_block < 4; ADF_block++)
{
spirez = alt_avalon_spi_command(SPI_1_ADF_BASE, SPI_NR_ADF4002, 3, &ADF_data[ADF_block*3], 0, NULL, 0);
}
}
else //set PLL parameters, 4 blocks must be written
{
spirez = alt_avalon_spi_command(SPI_1_ADF_BASE, SPI_NR_ADF4002, 3, data, 0, NULL, 0);
}
}
uint16_t rd_dac_val(uint16_t addr)
{
uint8_t i2c_error;
uint8_t addr_lsb = (uint8_t) addr & 0x00FF;
uint8_t addr_msb = (uint8_t) (addr & 0xFF00) >> 8;
uint8_t eeprom_rd_val_0;
uint8_t eeprom_rd_val_1;
uint16_t rez;
i2c_error = I2C_start(I2C_OPENCORES_0_BASE, EEPROM_I2C_ADDR, 0);
i2c_error = I2C_write(I2C_OPENCORES_0_BASE, addr_msb, 0);
i2c_error = I2C_write(I2C_OPENCORES_0_BASE, addr_lsb, 0);
i2c_error = I2C_start(I2C_OPENCORES_0_BASE, EEPROM_I2C_ADDR, 1);
eeprom_rd_val_0 = I2C_read(I2C_OPENCORES_0_BASE, 0);
eeprom_rd_val_1 = I2C_read(I2C_OPENCORES_0_BASE, 1);
rez = ((uint16_t)eeprom_rd_val_1 << 8) | eeprom_rd_val_0;
return rez;
}
/**
* Main, what else?
* Gets LEDs pattern from switchers.
* Sets LEDs register according to the pattern.
**/
int main()
{
uint32_t* dest = (uint32_t*)glEp0Buffer_Tx;
unsigned char led_pattern = 0x00;
uint16_t eeprom_dac_val;
volatile int spirez;
char cnt = 0;
//Reset LMS7
IOWR(LMS_CTR_GPIO_BASE, 0, 0x06);
IOWR(LMS_CTR_GPIO_BASE, 0, 0x07);
// I2C initialiazation
I2C_init(I2C_OPENCORES_0_BASE, ALT_CPU_FREQ, 400000);
// Read TCXO DAC value from EEPROM memory
eeprom_dac_val = rd_dac_val(DAC_VAL_ADDR);
if (eeprom_dac_val == 0xFFFF){
dac_val = DAC_DEFF_VAL; //default DAC value
}
else {
dac_val = (unsigned char) eeprom_dac_val;
}
// Write initial data to the DAC
Control_TCXO_ADF (0, NULL); //set ADF4002 CP to three-state
Control_TCXO_DAC (1, &dac_val); //enable DAC output, set new val
// Configure LM75
Configure_LM75();
while (1) // infinite loop
{
spirez = IORD(AV_FIFO_INT_0_BASE, 2); // Read FIFO Status
if(!(spirez & 0x01))
{
IOWR(AV_FIFO_INT_0_BASE, 3, 1); // Toggle FIFO reset
IOWR(AV_FIFO_INT_0_BASE, 3, 0); // Toggle FIFO reset
led_pattern = IORD(LEDS_BASE, 0); // gets LEDs
set_led(led_pattern|0x01); // sets LEDs (set first LED to HIGH)
//Read packet from the FIFO
getFifoData(glEp0Buffer_Rx, 64);
memset (glEp0Buffer_Tx, 0, sizeof(glEp0Buffer_Tx)); //fill whole tx buffer with zeros
cmd_errors = 0;
LMS_Ctrl_Packet_Tx->Header.Command = LMS_Ctrl_Packet_Rx->Header.Command;
LMS_Ctrl_Packet_Tx->Header.Data_blocks = LMS_Ctrl_Packet_Rx->Header.Data_blocks;
LMS_Ctrl_Packet_Tx->Header.Periph_ID = LMS_Ctrl_Packet_Rx->Header.Periph_ID;
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_BUSY_CMD;
switch(LMS_Ctrl_Packet_Rx->Header.Command)
{
case CMD_GET_INFO:
LMS_Ctrl_Packet_Tx->Data_field[0] = FW_VER;
LMS_Ctrl_Packet_Tx->Data_field[1] = DEV_TYPE;
LMS_Ctrl_Packet_Tx->Data_field[2] = LMS_PROTOCOL_VER;
LMS_Ctrl_Packet_Tx->Data_field[3] = HW_VER;
LMS_Ctrl_Packet_Tx->Data_field[4] = EXP_BOARD;
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_LMS_RST:
switch (LMS_Ctrl_Packet_Rx->Data_field[0])
{
case LMS_RST_DEACTIVATE:
IOWR(LMS_CTR_GPIO_BASE, 0, 0x07);
break;
case LMS_RST_ACTIVATE:
IOWR(LMS_CTR_GPIO_BASE, 0, 0x06);
break;
case LMS_RST_PULSE:
IOWR(LMS_CTR_GPIO_BASE, 0, 0x06);
asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop");
asm("nop"); asm("nop"); asm("nop"); asm("nop"); asm("nop");
IOWR(LMS_CTR_GPIO_BASE, 0, 0x07);
break;
default:
cmd_errors++;
break;
}
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_LMS7002_WR:
if(Check_many_blocks (4)) break;
//CyU3PGpioSetValue (FX3_SPI_CS, CyFalse); //Enable LMS's SPI
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
//write reg addr
sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
/*
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 1); //reg addr MSB with write bit
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 4)], 1); //reg addr LSB
//write reg data
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)], 1); //reg data MSB
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)], 1); //reg data LSB
*/
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
}
//CyU3PGpioSetValue (FX3_SPI_CS, CyTrue); //Disable LMS's SPI
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_LMS7002_RD:
if(Check_many_blocks (4)) break;
//CyU3PGpioSetValue (FX3_SPI_CS, CyFalse); //Enable LMS's SPI
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
//write reg addr
cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7); //clear write bit
/*
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 1); //reg addr MSB
CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 2)], 1); //reg addr LSB
LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)];
LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 2)];
//read reg data
CyU3PSpiReceiveWords (&LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 1); //reg data MSB
CyU3PSpiReceiveWords (&LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)], 1); //reg data LSB
*/
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
}
//CyU3PGpioSetValue (FX3_SPI_CS, CyTrue); //Disable LMS's SPI
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_BRDSPI16_WR:
if(Check_many_blocks (4)) break;
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
//write reg addr
sbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 7); //set write bit
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 4, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)], 0, NULL, 0);
}
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_BRDSPI16_RD:
if(Check_many_blocks (4)) break;
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
//write reg addr
cbi(LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 7); //clear write bit
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 2, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 2)], 2, &LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)], 0);
}
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_ADF4002_WR:
if(Check_many_blocks (3)) break;
/*
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
switch(LMS_Ctrl_Packet_Rx->Header.Periph_ID)
{
case 0: //onboard
//CyU3PGpioSetValue (FX3_ADF_SNN, CyFalse); //Enable onboard ADF's SPI
break;
case 1: //fmc
//Modify_BRDSPI16_Reg_bits (0x14, BRD_SPI_ADF_SS, BRD_SPI_ADF_SS, 0); //Enable ADF's SPI
break;
default:
cmd_errors++;
break;
}
//CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)], 1);
//CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[1 + (block*3)], 1);
//CyU3PSpiTransmitWords (&LMS_Ctrl_Packet_Rx->Data_field[2 + (block*3)], 1);
spirez = alt_avalon_spi_command(SPI_1_ADF_BASE, SPI_NR_ADF4002, 3, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)], 0, NULL, 0);
switch(LMS_Ctrl_Packet_Rx->Header.Periph_ID)
{
case 0: //onboard
//CyU3PGpioSetValue (FX3_ADF_SNN, CyTrue); //Disable ADF's SPI
break;
case 1: //fmc
//Modify_BRDSPI16_Reg_bits (0x14, BRD_SPI_ADF_SS, BRD_SPI_ADF_SS, 1); //Disable ADF's SPI
break;
default:
cmd_errors++;
break;
}
}
*/
Control_TCXO_DAC (0, NULL); //set DAC out to three-state
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
Control_TCXO_ADF (1, &LMS_Ctrl_Packet_Rx->Data_field[0 + (block*3)]); //write data to ADF
}
if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_INVALID_PERIPH_ID_CMD;
else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_ANALOG_VAL_RD:
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
//signed short int converted_val = 300;
switch (LMS_Ctrl_Packet_Rx->Data_field[0 + (block)])//ch
{
case 0://dac val
LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x00; //RAW //unit, power
LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = 0; //signed val, MSB byte
LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = dac_val; //signed val, LSB byte
break;
case 1: //temperature
/*
I2C_Addr = 0x90; //LM75 I2C_ADDR
//read byte
preamble.length = 3;
I2C_Addr &= ~(1 << 0);//write addr
preamble.buffer[0] = I2C_Addr;
preamble.buffer[1] = 0x00; //temperature
I2C_Addr |= 1 << 0; //read addr
preamble.buffer[2] = I2C_Addr;
preamble.ctrlMask = 0x0002;
if( CyU3PI2cReceiveBytes (&preamble, &sc_brdg_data[0], 2, 0) != CY_U3P_SUCCESS) cmd_errors++;
//converted_val = 0x1234; //35,678C
*/
spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 0);
spirez = I2C_write(I2C_OPENCORES_0_BASE, 0x00, 1); // Pointer = temperature register
spirez = I2C_start(I2C_OPENCORES_0_BASE, LM75_I2C_ADDR, 1);
// Read temperature and recalculate
converted_val = (signed short int)I2C_read(I2C_OPENCORES_0_BASE, 0);
converted_val = converted_val << 8;
converted_val = 10 * (converted_val >> 8);
spirez = I2C_read(I2C_OPENCORES_0_BASE, 1);
if(spirez & 0x80) converted_val = converted_val + 5;
/*
converted_val = (((signed short int)sc_brdg_data[0]) << 8) + 0;//sc_brdg_data[1];
converted_val = (converted_val/256)*10;
if(sc_brdg_data[1]&0x80) converted_val = converted_val + 5;
*/
LMS_Ctrl_Packet_Tx->Data_field[0 + (block * 4)] = LMS_Ctrl_Packet_Rx->Data_field[block]; //ch
LMS_Ctrl_Packet_Tx->Data_field[1 + (block * 4)] = 0x50; //mC //unit, power
LMS_Ctrl_Packet_Tx->Data_field[2 + (block * 4)] = (converted_val >> 8); //signed val, MSB byte
LMS_Ctrl_Packet_Tx->Data_field[3 + (block * 4)] = converted_val; //signed val, LSB byte
break;
default:
cmd_errors++;
break;
}
}
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_ANALOG_VAL_WR:
if(Check_many_blocks (4)) break;
for(block = 0; block < LMS_Ctrl_Packet_Rx->Header.Data_blocks; block++)
{
switch (LMS_Ctrl_Packet_Rx->Data_field[0 + (block * 4)]) //do something according to channel
{
case 0: //TCXO DAC
if (LMS_Ctrl_Packet_Rx->Data_field[1 + (block * 4)] == 0) //RAW units?
{
if(LMS_Ctrl_Packet_Rx->Data_field[2 + (block * 4)] == 0) //MSB byte empty?
{
Control_TCXO_ADF(0, NULL); //set ADF4002 CP to three-state
//write data to DAC
dac_val = LMS_Ctrl_Packet_Rx->Data_field[3 + (block * 4)];
Control_TCXO_DAC(1, &dac_val); //enable DAC output, set new val
/*
dac_data[0] = (dac_val >> 2) & 0x3F; //POWER-DOWN MODE = NORMAL OPERATION (MSB bits =00) + MSB data
dac_data[1] = (dac_val << 6) & 0xC0; //LSB data
//if( CyU3PI2cTransmitBytes (&preamble, &sc_brdg_data[0], 2, 0) != CY_U3P_SUCCESS) cmd_errors++;
spirez = alt_avalon_spi_command(SPI_1_DAC_BASE, SPI_NR_DAC, 2, dac_data, 0, NULL, 0);
*/
}
else cmd_errors++;
}
else cmd_errors++;
break;
default:
cmd_errors++;
break;
}
}
if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_LMS_MCU_FW_WR:
current_portion = LMS_Ctrl_Packet_Rx->Data_field[1];
//check if portions are send in correct order
if(current_portion != 0) //not first portion?
{
if(last_portion != (current_portion - 1)) //portion number increments?
{
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_WRONG_ORDER_CMD;
break;
}
}
if (current_portion == 0) //PORTION_NR = first fifo
{
//reset mcu
//write reg addr - mSPI_REG2 (Controls MCU input pins)
sc_brdg_data[0] = (0x80); //reg addr MSB with write bit
sc_brdg_data[1] = (MCU_CONTROL_REG); //reg addr LSB
sc_brdg_data[2] = (0x00); //reg data MSB
sc_brdg_data[3] = (0x00); //reg data LSB //8
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &sc_brdg_data[0], 0, NULL, 0);
//set mode
//write reg addr - mSPI_REG2 (Controls MCU input pins)
sc_brdg_data[0] = (0x80); //reg addr MSB with write bit
sc_brdg_data[1] = (MCU_CONTROL_REG); //reg addr LSB
sc_brdg_data[2] = (0x00); //reg data MSB
//reg data LSB
switch (LMS_Ctrl_Packet_Rx->Data_field[0]) //PROG_MODE
{
case PROG_EEPROM:
sc_brdg_data[3] = (0x01); //Programming both EEPROM and SRAM //8
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &sc_brdg_data[0], 0, NULL, 0);
break;
case PROG_SRAM:
sc_brdg_data[3] =(0x02); //Programming only SRAM //8
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &sc_brdg_data[0], 0, NULL, 0);
break;
case BOOT_MCU:
sc_brdg_data[3] = (0x03); //Programming both EEPROM and SRAM //8
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &sc_brdg_data[0], 0, NULL, 0);
//spi read
//write reg addr
sc_brdg_data[0] = (0x00); //reg addr MSB
sc_brdg_data[1] = (MCU_STATUS_REG); //reg addr LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 2, &sc_brdg_data[0], 2, &sc_brdg_data[0], 0);
goto BOOTING;
break;
}
}
MCU_retries = 0;
//wait till EMPTY_WRITE_BUFF = 1
while (MCU_retries < MAX_MCU_RETRIES)
{
//read status reg
//spi read
//write reg addr
sc_brdg_data[0] = (0x00); //reg addr MSB
sc_brdg_data[1] = (MCU_STATUS_REG); //reg addr LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 2, &sc_brdg_data[0], 2, &sc_brdg_data[0], 0);
if (sc_brdg_data[1] &0x01) break; //EMPTY_WRITE_BUFF = 1
MCU_retries++;
usleep (30);
}
//write 32 bytes to FIFO
for(block = 0; block < 32; block++)
{
/*
//wait till EMPTY_WRITE_BUFF = 1
while (MCU_retries < MAX_MCU_RETRIES)
{
//read status reg
//spi read
//write reg addr
SPI_SendByte(0x00); //reg addr MSB
SPI_SendByte(MCU_STATUS_REG); //reg addr LSB
//read reg data
SPI_TransferByte(0x00); //reg data MSB
temp_status = SPI_TransferByte(0x00); //reg data LSB
if (temp_status &0x01) break;
MCU_retries++;
Delay_us (30);
}*/
//write reg addr - mSPI_REG4 (Writes one byte of data to MCU )
sc_brdg_data[0] = (0x80); //reg addr MSB with write bit
sc_brdg_data[1] = (MCU_FIFO_WR_REG); //reg addr LSB
sc_brdg_data[2] = (0x00); //reg data MSB
sc_brdg_data[3] = (LMS_Ctrl_Packet_Rx->Data_field[2 + block]); //reg data LSB //8
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 4, &sc_brdg_data[0], 0, NULL, 0);
MCU_retries = 0;
}
MCU_retries = 0;
//wait till EMPTY_WRITE_BUFF = 1
while (MCU_retries < 500)
{
//read status reg
//spi read
//write reg addr
sc_brdg_data[0] = (0x00); //reg addr MSB
sc_brdg_data[1] = (MCU_STATUS_REG); //reg addr LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 2, &sc_brdg_data[0], 2, &sc_brdg_data[0], 0);
if (sc_brdg_data[1] &0x01) break; //EMPTY_WRITE_BUFF = 1
MCU_retries++;
usleep (30);
}
if (current_portion == 255) //PORTION_NR = last fifo
{
//chek programmed bit
MCU_retries = 0;
//wait till PROGRAMMED = 1
while (MCU_retries < MAX_MCU_RETRIES)
{
//read status reg
//spi read
//write reg addr
sc_brdg_data[0] = (0x00); //reg addr MSB
sc_brdg_data[1] = (MCU_STATUS_REG); //reg addr LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_LMS7002M, 2, &sc_brdg_data[0], 2, &sc_brdg_data[0], 0);
if (sc_brdg_data[1] &0x40) break; //PROGRAMMED = 1
MCU_retries++;
usleep (30);
}
if (MCU_retries == MAX_MCU_RETRIES) cmd_errors++;
}
last_portion = current_portion; //save last portion number
BOOTING:
if(cmd_errors) LMS_Ctrl_Packet_Tx->Header.Status = STATUS_ERROR_CMD;
else LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_GPIO_DIR_WR:
//if(Check_many_blocks (2)) break;
//write reg addr
sc_brdg_data[0] = 0x80; // Write command & BOARD_GPIO_DIR register address MSB
sc_brdg_data[1] = 0xC4; // BOARD_GPIO_DIR register address LSB
sc_brdg_data[2] = LMS_Ctrl_Packet_Rx->Data_field[1]; // Data fields swapped, while MSB in the data packet is in the
sc_brdg_data[3] = LMS_Ctrl_Packet_Rx->Data_field[0]; // leftmost byte
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 4, sc_brdg_data, 0, NULL, 0);
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_GPIO_DIR_RD:
//if(Check_many_blocks (2)) break;
//write reg addr
sc_brdg_data[0] = 0x00; // Read command & BOARD_GPIO_DIR register address MSB
sc_brdg_data[1] = 0xC4; // BOARD_GPIO_DIR register address LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 2, sc_brdg_data, 2, &sc_brdg_data[2], 0);
LMS_Ctrl_Packet_Tx->Data_field[0] = sc_brdg_data[3]; // Data fields swapped, while MSB in the data packet is in the
LMS_Ctrl_Packet_Tx->Data_field[1] = sc_brdg_data[2]; // leftmost byte
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_GPIO_WR:
//if(Check_many_blocks (2)) break;
//write reg addr
sc_brdg_data[0] = 0x80; // Write command & BOARD_GPIO_VAL register address MSB
sc_brdg_data[1] = 0xC6; // BOARD_GPIO_VAL register address LSB
sc_brdg_data[2] = LMS_Ctrl_Packet_Rx->Data_field[1]; // Data fields swapped, while MSB in the data packet is in the
sc_brdg_data[3] = LMS_Ctrl_Packet_Rx->Data_field[0]; // leftmost byte
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 4, sc_brdg_data, 0, NULL, 0);
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
case CMD_GPIO_RD:
//if(Check_many_blocks (2)) break;
//write reg addr
sc_brdg_data[0] = 0x00; // Read command & BOARD_GPIO_RD register address MSB
sc_brdg_data[1] = 0xC2; // BOARD_GPIO_RD register address LSB
spirez = alt_avalon_spi_command(SPI_LMS_BASE, SPI_NR_BRD, 2, sc_brdg_data, 2, &sc_brdg_data[2], 0);
LMS_Ctrl_Packet_Tx->Data_field[0] = sc_brdg_data[3]; // Data fields swapped, while MSB in the data packet is in the
LMS_Ctrl_Packet_Tx->Data_field[1] = sc_brdg_data[2]; // leftmost byte
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_COMPLETED_CMD;
break;
default:
/* This is unknown request. */
//isHandled = CyFalse;
LMS_Ctrl_Packet_Tx->Header.Status = STATUS_UNKNOWN_CMD;
break;
}
//Send response to the command
for(cnt=0; cnt<64/sizeof(uint32_t); ++cnt)
{
IOWR(AV_FIFO_INT_0_BASE, 0, dest[cnt]);
};
led_pattern = IORD(LEDS_BASE, 0); // gets LEDs
set_led(led_pattern&0xFE); // sets LEDs (set first LED to LOW)
};
//IOWR(AV_FIFO_INT_0_BASE, 0, cnt); // Write Data to FIFO
//IOWR(AV_FIFO_INT_0_BASE, 3, 1); // Toggle FIFO reset
//IOWR(AV_FIFO_INT_0_BASE, 3, 0); // Toggle FIFO reset
}
return 0; //Just make compiler happy!
}