ATmega328P Timer/Counter 1


Narendiran S

July 25, 2020

1 Features

- General purpose 8-bit Timer/Counter module.
- Two independent output compare units.
- Variable PWM.
- Three independent interrupt sources (TOV0, OCF0A, and OCF0B).
- Clear timer on compare match (auto reload)

2 Block Diagram




3 Terminologies and Registers

		Register - 8 bit	Name
Parameter	Description	TCNT0	Timer/Counter0 count value
BOTTOM	counter reaches 0x00	TCCR0A	Timer/Coutner0 Control Register A
MAX	ounter reaches 0xFF	TCCR0B	Timer/Coutner0 Control Register B
TOP	counter reaches highest value (de-	OCBR0A	Output compare register A
	pends on mode of operation can be	OCBR0B	Output compare register B
	0xFF, OCR0A).	TIFR0	Timer Interrupt Flag Register
	•	TIMSK0	Timer interrupt Mask Register


4 Timer/Counter0 Units

4.1 Clock Source/Select Unit




- The source for the Timer/Counter0 can be external or internal.
- External clock source is from T0 pin.
- While Internal Clock source can be clocked via a prescalar.
- The output of this unit is the timer clock (clk_{T0}) .
- It uses CSO[2:0] bits in TCCR0B register to select the source.

4.2 Counter Unit




- The main part of the 8-bit Timer/Counter is the programmable bi-directional counter.
- Depending the mode of operation the counter is cleared, incremented, or decremented at each timer clock (clk_{T0}) .
- Counting sequence is determined by WGM0[1:0] bits of TCCR0A -Timer/Counter0 Control register A and WGM02 bit of TCCR0B Timer/Counter0 Control register B.
- The Timer/Counter0 Overflow flag TOV0 is set and can generate interrupt according to the mode.

4.3 Output Compare Unit



- 8-bit comparator continuously compares **TCNT0** with both **OCR0A** and **OCR0B**.
- When TCNT0 equals OCR0A or OCR0B, the comparator signals a match which will set the output compare flag at the next timer clock cycle.
- If interrupts are enabled, then output compare interrupt is generated.
- The waveform generator uses the match signal to generate an output according to operating mode set by the WGM0[2:0] bits and compare output mode COM0x[1:0] bits.

4.4 Compare Match Output Unit




- This unit is used for changing the state of OC0A and OC0B pins by configuring the COM0x[1:0] bits.
- But, general I/O port function is overriiden by DDR reigster.

5 Modes of Operation

- The mode of operation can be defined by combination of waveform generation mode (WGM0[2:0]) and compare output mode(COM0[1:0]) bits.
- The waveform generation mode (WGM0[2:0]) bits affect the counting sequence.
- For non-PWM mode, COMO[1:0] bits control if the output should be set, cleared or toggled at a compare match.
- For PWM mode, COMO[1:0] bits control if the PWM generated should be inverted or non-inverted.

5.1 Normal Mode - Non-PWM Mode

- WGM0[2:0] -- > 000.
- Counter counts up and no counter clear.
- Overruns TOP(0XFF) and restarts from BOTTOM(0X00).
- **TOVO** Flag is only set when overrun.
- We have to clear TOVO flag inorder to have next running.
- But, if we use interrupt we don't need to clear it as interrupt automatically clear the TOVO flag.
- The timing can be seen below.




5.2 Clear Timer on Compare Match(CTC) Mode - Non-PWM Mode

- WGM0[2:0] -- > 010.
- Counter value clears when **TCNT0** reaches **OCR0A**.
- Interrupt can be generated each time TCNT0 reaches OCR0A register value by OCF0A flag.
- When COMOA[1:0] == 01, the OCOA pin output can be set to toggle its match between **TCNT0** and **OCR0A** to generate waveform.
- The frequency of the waveform its

$$f_{OC0A} = \frac{f_{clkT0}}{2*N*(1+OCR0A)}$$

• Here N is prescalar factor and can be (1, 8, 64, 256, or 1024).



5.3 Fast PWM Mode


- WGM0[2:0] -->011 or 111.
- Power Regulation, Rectification, DAC applications.
- Single slope operations causing high frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then restarts from BOTTOM.
- TOP is defined by
 - TOP == 0 xFF if WGM[2:0] --> 011
 - TOP == OCR0A if WGM[2:0] --> 111
- When COM0A[1:0] == 01, the OC0A pin output can be set to toggle its match between **TCNT0** and TOP to generate waveform.
 - The above is possible only when WGM02 bit is set.
 - And only on OCOA pin and not on OCOB pin.
- In Inverting Compare Mode COM0A[1:0] == 10, the OC0A or OC0B pins is made 1 on compare match between TCNT0 and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COMOA[1:0] == 11, the OCOA or OCOB pins is made 0 on compare match between **TCNTO** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (*TOV0*) is set each time the counter reaches TOP.
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT0}}{N*256}$$

$5.3.1 \quad WGM[2:0] == 011$



$5.3.2 \quad WGM[2:0] == 011$




5.4 Phase Correct PWM Mode


- WGM0[2:0] -->001 or 101.
- High resolution phase correct PWM.
- Motor control due to symmetric features
- Dual slope operations causing ower frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then from TOP to BOTTOM.
- TOP is defined by
 - TOP == 0 xFF if WGM[2:0] --> 001
 - TOP == OCR0A if WGM[2:0] --> 101
- When COM0A[1:0] == 01, the OC0A pin output can be set to toggle its match between **TCNT0** and TOP to generate waveform.
 - The above is possible only when WGM02 bit is set.
 - And only on OCOA pin and not on OCOB pin.
- In Inverting Compare Mode COMOA[1:0] == 10, the OCOA or OCOB pins is made 1 on compare match between TCNTO and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COM0A[1:0] == 11, the OC0A or OC0B pins is made 0 on compare match between **TCNT0** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (TOV0) is set each time the counter reaches BOTTOM...
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT0}}{N*510}$$

$5.4.1 \quad WGM[2:0] == 001$



$5.4.2 \quad WGM[2:0] == 101$



6 Register Description

TCCR0A - Timer/Counter Control Register A

7	6	5	4	3	2	1	0
COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00

COM0B[1:0]	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PD5</i> - <i>OC0B</i>	No output @ PD5 - OC0B	No output @ PD5 - OC0B
	pin		
01	Toggle $PD5$ - $OC0B$ pin	Reserved	Reserved
	on compare Match.		
10	Clear $PD5$ - $OC0B$ pin on	Clear $PD5$ - $OC0B$ on compare	Clear $PD5$ - $OC0B$ on compare
	compare Match.	match and set $PD5$ - $OC0B$ at	match when up-counting and set
		BOTTOM	PD5 - $OC0B$ on compare match
			when down-counting.
11	Set $PD5$ - $OC0B$ pin on	Set $\overline{PD5}$ - $\overline{OC0B}$ on compare	Set $\overline{PD5}$ - $\overline{OC0B}$ on compare
	compare Match.	match and clear $PD5$ - $OC0B$ at	match when up-counting and clear
		BOTTOM	PD5 - $OC0B$ on compare match
			when down-counting

COM0A[1:0]	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PD6</i> - <i>OC0A</i>	No output @ PD6 - OC0A	No output @ PD6 - OC0A
	pin		
01	Toggle $PD6 - OC0A$ pin	When $WGM0[2] == 1$, $Toggle$	Toggle $PD6$ - $OC0A$ pin on Com-
	on compare Match.	PD6 - OC0A pin on Compare	pare match
		match	
10	Clear $PD6$ - $OC0A$ pin on	Clear $PD6$ - $OC0A$ on compare	Clear $PD6$ - $OC0A$ on compare
	compare Match.	match and set $PD6 - OC0A$ at	match when up-counting and set
		BOTTOM	PD6 - $OC0A$ on compare match
			when down-counting.
11	Set $PD6 - OC0A$ pin on	Set $PD6$ - $OC0A$ on compare	Set $PD6$ - $OC0A$ on compare
	compare Match.	match and clear $PD6$ - $OC0A$ at	match when up-counting and clear
		BOTTOM	PD6 - $OC0A$ on compare match
			when down-counting

WGM0[2:0]	Mode of operation	TOP	TOV0 Flaf set on
000	Normal	0xFF	MAX
001	PWM Phase Corrected	0xFF	BOTTOM
010	CTC	OCRA	MAX
011	Fast PWM	0xFF	MAX
101	PWM Phase Corrected	OCR0A	BOTTOM
111	Fast PWM	OCR0A	TOP

TCCR0B - Timer/Counter Control Register B

7	6	5	4	3	2	1	0
FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00

WGM0[2:0]	${ m Description}({ m Prescalar})$
000	No clock source(Timer/Counter Stopped)
001	$clk_{I/O}$ – no prescaling
010	$rac{clk_{I/O}}{clk_{I/O}}$
011	
100	$rac{clk_{I/O}}{256} \ rac{clk_{I/O}}{clk_{I/O}}$
101	$\frac{clk_{I/O}}{1024}$
110	External clock source on $\frac{700}{T0}$ pin. Clock on falling edge.
111	External clock source on $T0$ pin. Clock on rising- edge.

TIMSK0 – Timer/Counter Interrupt Mask Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE0B	OCIE0A	TOIE0

Enable interrupts for compare match between **TCNT0** and **OCR0A** or **TCNT0** and **OCR0B** or overflow in **TCNT**.

TIFR0 – Timer/Counter 0 Interrupt Flag Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE0B	OCIE0A	TOIE0

FLag registers for interrupts on compare match between **TCNT0** and **OCR0A** or **TCNT0** and **OCR0B** or overflow in **TCNT**.


7 Configuring the Timer/Counter

7.1 Normal Mode

7.1.1 As Timer

$$ON_TIME = \frac{max_count}{\frac{F_CPU}{PRESCALAR}}$$

- Depending on PRESCALR value, we get different ON_TIME.
- First, WGM0[2:0] bits are configured as 000 for Normal Mode in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] and/or COM0A[1:0] bits are configured to make outputs OC0A and/or OC0B pins to do nothing, set, clear or toggle in TCCR0A register.
- Next, Interrupt is Enabled by *TOIE0* (overflow enable) in **TIMSK0** reigster.
- Finally, Timer is started by setting prescalar in CSO[2:0] bits as needed prescalar of TCR0B reigster.
- Global Interrupt is enabled.
- A interrupt Service Routine for Timer0 overflow is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins OCOA and OCOn are made to toggle.



• The code can be seen below,

```
// MOde of operation to Normal Mode -- WGMO[2:0] === 000
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA & (~(1<<0) & ~(1<<1));
TCCROB = TCCROB & ^{\sim}(1 << 3);
/* What to do when timer reaches the MAX(OxFF) value */
// toggle OCOA and OCOB on each time when reaches the MAX(OxFF)
// which is reflected in PD6 and PD5
// Output OCOA to toglie when reaches MAX -- COMOA[1:0] === 01
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA \& ~(1 << 7);
TCCROA = TCCROA \mid (1 << 6);
// Output OCOB to toglle when reaches MAX -- COMOB1:0] === 01
// COMOB[1](bit7) from TCCROA, COMOB[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1 << 5);
TCCROA = TCCROA | (1 << 4);
//Enable Interrupt of OVERFLOW flag so that interrupt can be generated
TIMSKO = TIMSKO | (1 << 0);
// start timer by setting the clock prescalar
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8-- CSO[2:0] === 010
// 	extit{CSO[2](bit2)} from 	extit{TCCROB,CSO[1](bit1)} from 	extit{TCCROB,CSO[0](bit0)} from 	extit{TCCROB}
TCCROB = TCCROB | (1<<1);
TCCROB = TCCROB & (~(1<<0) & ~(1<<2));
// enabling global interrupt
sei();
// SO ON TIME = max_count / (F_CPU / PRESCALAR)
```

```
// ON TIME = 0xFF / (16000000/8) = 128us
// since symmetric as toggling OFF TIME = 128us
// hence, we get a square wave of fequency 1 / 256us = 3.906kHz
```

```
ISR(TIMERO_OVF_vect)
{
    // do the thing when overflows.
}
```

7.1.2 As Counter

- Every rising/falling edge the count increases.
- So to reach 256 count, it would take a time of $\frac{0xFF}{frequency@T0pin}$.
- First, WGM0[2:0] bits are configured as 000 for Normal Mode in TCCR0A and TCCR0B registers.
- Finally, Counter is started by configuring CSO[2:0] bits to 110 or 111 for external falling or rising edge on T0 PD4.
- The code when T0 pin is used as counter @ falling edge.

```
// MOde of operation to Normal Mode -- WGMO[2:0] === 000
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
TCCROA = TCCROA & (~(1<<0) & ~(1<<1));
TCCROB = TCCROB & ~(1<<3);

/* to count external event -we must connect source to TO (PD4) */
// THE CLK IS CLOCKED FROM external source
// Falling edge of TO(PD4) -- CSO[2:0] === 110
// CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<2);
TCCROB = TCCROB | (1<<1);
TCCROB = TCCROB & ~(1<<0);</pre>
```

7.1.3 Application I - Delay

```
/* TCNTO starts from OXOO goes upto OXFF and restarts */
/* No possible use case as it just goes upto OxFF and restarts */
// MOde of operation to Normal Mode -- WGMO[2:0] === 000
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA & (~(1<<0) & ~(1<<1));
TCCROB = TCCROB & ~(1 << 3);
/* What to do when timer reaches the MAX(OxFF) value */
// nothing should be done on OCOA for delay
// nothing -- COMOA[1:0] === 00
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1 << 7);
TCCROA = TCCROA \& ~(1 << 6);
/* The delay possible = Oxff / (F_CPU/prescalar) */
// lowest delay = 0xff / (16000000 / 1) = 16us
// when prescalar == 8 --> delay = 0xff / (16000000 / 8) = 128us
// when prescalar == 64 --> delay = 0xff / (16000000 / 64) = 1.024ms
// when prescalar == 256 --> delay = 0xff / (16000000 / 256) = 4.096ms
//\ highest\ delay\ possible = 0xff\ /\ (16000000\ /\ 1024) = 16.38ms
// start timer by setting the clock prescalar
// DIVIDE BY 8 use the same clock from I/O clock
// DIVIDE BY 8-- CS0[2:0] === 010
```

```
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB & ~(1<<1);
TCCROB = TCCROB & ~(1<<2);


// actual delaying - wait until delay happens
while((TIFRO & 0x01) == 0x00); // checking overflow flag when overflow happns
// clearing the overflag so that we can further utilize
TIFRO = TIFRO | 0x01;</pre>
```

7.2 CTC Mode

7.2.1 As Timer

$$ON_TIME = \frac{1 + OCR0A}{\frac{F_CPU}{PRESCALAR}}$$

- Depending on OCROA register and PRESCALR value, we get different ON_TIME.
- First, WGM0[2:0] bits are configured as 010 for CTC Mode in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] and/or COM0A[1:0] bits are configured to make outputs OC0A and/or OC0B pins to do nothing, set, clear or toggle in TCCR0A register.
- Next, Interrupt is Enabled by OCIE01A (utput compare on match on OCR0A register enable) in TIMSK0 reigster.
- Finally, Timer is started by setting prescalar in CSO[2:0] bits as needed prescalar of TCR0B reigster.
- Global Interrupt is enabled.
- A interrupt Service Routine for Timer0 overflow is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins OC0n are made to toggle.



The code can be seen below,

```
// MOde of operation to CTC Mode -- WGMO[2:0] === 010
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
TCCROA = TCCROA & ~(1<<0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB \& ~(1 << 3);
/* What to do when timer reaches the OCROA */
// toggle OCOA on each time when reaches the OCROA
// which is reflected in PD6
// Output OCOA to toglle when reaches MAX -- COMOA[1:0] === 01
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1 << 7);
TCCROA = TCCROA | (1 << 6);
// Output OCOB to toglle when reaches MAX -- COMOB1:0] === 01
// COMOB[1](bit7) from TCCROA, COMOB[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1 << 5);
TCCROA = TCCROA | (1 << 4);
```

```
// Enable Interrupt when counter matches OCROA Rgister
// OCIEOA bit is enabled
TIMSKO = TIMSKO | (1 << 1);
// setting the value till the counter should reach in OCROA
// for toggling of OCOA pin
OCROA = 0x32;
// start timer by setting the clock prescalar
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8-- CS0[2:0] === 010
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<1);
TCCROB = TCCROB & (~(1<<0) & ~(1<<2));
// enabling global interrupt
sei();
// SO ON TIME = (1 + OCROA) / (F_CPU / PRESCALAR)
// ON TIME = 0X32 / (16000000/8) = 25.5us
// since symmetric as toggling OFF TIME = 25.5us
// hence, we get a square wave of fequency 1 / 50us = 20kHz
```

```
ISR(TIMERO_COMPA_vect)
{
    // do the thing when compare match between TCNTO matches OCROA.
}
```

7.2.2 As Counter

- Every rising/falling edge the count increases.
- So to reach required count, it would take a time of $\frac{OCR0A}{frequency@T0pin}$
- First, WGM0[2:0] bits are configured as 010 for CTC Mode in TCCR0A and TCCR0B registers.
- Finally, Counter is started by configuring CSO[2:0] bits to 110 or 111 for external falling or rising edge on T0 PD4.
- The code when T0 pin is used as counter @ falling edge.

```
// MOde of operation to CTC Mode -- WGMO[2:0] === 010
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA & ~(1<<0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB & ~(1 << 3);
// Disbale Interrupt when counter matches OCROA Rgister
// OCIEOA bit is disabled
TIMSKO = TIMSKO & ~(1 << 1);
//we count till OCROA register value and reset and continue
OCROA = OxA;
/* to count external event -we must connect source to TO (PD4) */
// THE CLK IS CLOCKED FROM external source
// Falling edge of TO(PD4) -- CSO[2:0] === 110
// 	extit{CSO[2](bit2)} from 	extit{TCCROB,CSO[1](bit1)} from 	extit{TCCROB,CSO[0](bit0)} from 	extit{TCCROB}
TCCROB = TCCROB | (1 << 2);
TCCROB = TCCROB | (1<<1);
TCCROB = TCCROB \& ~(1 << 0);
```

7.2.3 Application I - Delay in ms

```
// minimum delay being 4us -- choose like that
// use PRESCALAR OF 1 -- 3us - 16us -- usage 3us - 16us -- factor=0 -- CSO[2:0]=1
// use PRESCALAR OF 8 -- 3us - 128us -- usage 17us - 128us -- factor=3 -- CSO[2:0]=2
// use PRESCALAR OF 256 -- 16us - 4.096ms -- usage 1025us - 4096us -- factor=8 -- CSO[2:0]=4
// MOde of operation to ctc Mode -- WGMO[2:0] === 010
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
TCCROA = TCCROA & ~(1<<0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB \& ~(1 << 3);
while (delayInMs--)
    // for 1ms delay
    OCROA = 249;
    // start timer by setting the clock prescalar
    // dived by 64 from I/O clock
       CS0[2:0] === 011
    // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
    TCCROB = TCCROB | (1 << 0);
    TCCROB = TCCROB | (1<<1);
    TCCROB = TCCROB & ~(1<<2);
    // actual delaying - wait until delay happens
    while((TIFRO & 0x02) == 0x00); // checking OCFOA (compare match flag A) flag when match happns
    // clearing the compare match flag so that we can further utilize
    TIFRO = TIFRO \mid 0x02;
}
```

7.3 Fast PWM Mode

```
ISR(TIMERO_OVF_vect)
{
}
ISR(TIMERO_COMPA_vect)
{
}
ISR(TIMERO_COMPB_vect)
{
}
```

7.3.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR0A and/or OCR0B register.

- First, WGM0[2:0] bits are configured as 011 for Fast PWM Mode with TOP at MAX in **TCCR0A** and **TCCR0B** registers.
- Next, COM0A[1:0] and/or COM0B[1:0] bits of **TCCR0A** register are configured to make outputs OC0A and/or OC0B pins to generate PWM by comparing between OCR0A and/or OCR0B respectively. That is for Non-Inverting, COM0x[1:0] is written 10.
- Next, the duty cycle value is loaded into OCR0A and/or OCR0B register for OC0A and/or OC0B bits.
- Also, the OCIEOA and/or OCIEOB bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 10% duty cycle OCOA and 75% duty cycle OCOB pins are shown assuming.

```
- 0xC0 for OCR0B.

clk_T0

TCNTO

0x00 (0x01): (0x19 (0x1A): (0xC0 (0xC1): (0xFF (0x00 (0x01): (0x19 (0x1A): (0xBF (0xC0 (0xC0
```

```
// MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 011
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1 << 0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB & ^{\sim}(1 << 3);
// here we set COMOA[1:0] as 10 for non-inverting
// here we set COMOB[1:0] as 10 for non-inverting
// which is reflected in PD6
// 	extit{COMOA[1](bit7)} from 	extit{TCCROA, COMOA[0](bit6)} from 	extit{TCCROA}
TCCROA = TCCROA | (1 << 7);
TCCROA = TCCROA \& ~(1 << 6);
// which is reflected in PD65
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA | (1 << 5);
TCCROA = TCCROA \& ~(1 << 4);
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOVO bit is enabled
TIMSKO = TIMSKO | (1 << 0);
/* we use OCFOA flag - which is set at every time TCNO reaches OCROA
here we clear led(PC1), so that we obtain the PWM when TCNO reaches OCROA*/
TIMSKO = TIMSKO | (1 << 1);
/* we use OCFOB flag - which is set at every time TCNO reaches OCROB
here we clear led(PC2), so that we obtain the PWM when TCNO reaches OCROB*/
TIMSKO = TIMSKO | (1 << 2);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till\ max(OxFF), we can choose OCROA and OCROB to any value below max(OxFFF)
OCROA = 0x19; // for 10% duty clcle
OCROB = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB \mid (1 << 0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB & ^{\sim}(1 << 2);
//enabled global interrupt
sei();
```


7.3.2 Inverting PWM with TOP at MAX(0xFF)

-0x19 for OCR0A.

Frequency is chosen by PRESCALAR and Duty cycle by OCR0A and/or OCR0B register.

• First, WGM0[2:0] bits are configured as 011 for Fast PWM Mode with TOP at MAX in **TCCR0A** and **TCCR0B** registers.

- Next, COM0A[1:0] and/or COM0B[1:0] bits of **TCCR0A** register are configured to make outputs OC0A and/or OC0B pins to generate PWM by comparing between OCR0A and/or OCR0B respectively. That is for Inverting, COM0x[1:0] is written 11.
- Next, the duty cycle value is loaded into OCR0A and/or OCR0B register for OC0A and/or OC0B bits.
- Also, the OCIEOA and/or OCIEOB bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 10% duty cycle OC0A and 75% duty cycle OC0B pins are shown assuming.
 - 0x19 for OCR0A.
 - -0xC0 for OCR0B.




```
// MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 011
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1 << 0);
TCCROA = TCCROA | (1<<1);
TCCROB = TCCROB \& ~(1 << 3);
// here we set COMOA[1:0] as 11 for inverting
// here we set COMOB[1:0] as 11 for inverting
// which is reflected in PD6
// 	extit{COMOA[1](bit7)} from 	extit{TCCROA, COMOA[0](bit6)} from 	extit{TCCROA}
TCCROA = TCCROA | (1 << 7);
TCCROA = TCCROA | (1 << 6);
// which is reflected in PD65
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA | (1 << 5);
TCCROA = TCCROA | (1 << 4);
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOVO bit is enabled
TIMSKO = TIMSKO | (1 << 0);
/* we use OCFOA flag - which is set at every time TCNO reaches OCROA
    here we clear led(PC1), so that we obtain the PWM when TCNO reaches OCROA*/
TIMSKO = TIMSKO | (1 << 1);
/* we use OCFOB flag - which is set at every time TCNO reaches OCROB
    here we clear led(PC2), so that we obtain the PWM when TCNO reaches OCROB*/
TIMSKO = TIMSKO | (1 << 2);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till max(OxFF), we can choose OCROA and OCROB to any value below max(OxFFF)
OCROA = 0x19; // for 10% duty clcle
OCROB = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
   CS0[2:0] === 001
// CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1 << 0);
TCCROB = TCCROB \& ~(1 << 1);
```

```
TCCROB = TCCROB & ~(1<<2);
//enabled global interrupt
sei();</pre>
```

7.3.3 Non-Inverting PWM with TOP at OCR0A

Frequency is chosen by **OCR0A** and Duty cycle by **OCR0B** register.

- First, WGM0[2:0] bits are configured as 111 for Fast PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COMOB[1:0] bits of TCCR0A register are configured to make output OCOB pins to generate PWM by comparing between OCR0B respectively. That is for Non-Inverting, COMOB[1:0] is written 10.
- The frequency of duty cycle is loaded into OCR0A register.
- Next, the duty cycle value is loaded into OCR0B register for OC0B bits.
- Also, the OCIEOB bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 85% duty cycle(0x60) OC0B pins are shown assuming.
 - -0x70 for OCR0A.
 - -0x60 for OCR0B.




```
// MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 111
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1<<0);
TCCROA = TCCROA | (1<<1);
TCCROB = TCCROB | (1<<3);
// here we set COMOB[1:0] as 10 for non-inverting
// which is reflected in PD5
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA \mid (1 << 5);
TCCROA = TCCROA & ~(1<<4);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till OCROA, we can choose OCROB to any value below OCROA
OCROA = 0x70; // for frequency
OCROB = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB \mid (1 << 0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.3.4 Inverting PWM with TOP at OCR0A

Frequency is chosen by OCR0A and Duty cycle by OCR0B register.

- First, WGM0[2:0] bits are configured as 111 for Fast PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COMOB[1:0] bits of TCCR0A register are configured to make output OCOB pins to generate PWM by comparing between OCR0B respectively. That is for Inverting, COMOB[1:0] is written 11.
- The frequency of duty cycle is loaded into OCR0A register.
- Next, the duty cycle value is loaded into OCR0B register for OC0B bits.
- Also, the *OCIEOB* bits of **TIMSKO** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- \bullet The timing for PWM on 85% duty cycle OCOB pins are shown assuming .
 - 0x70 for OCR0A.
 - -0x60 for OCR0B.



```
// MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 111
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1 << 0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB \mid (1 << 3);
// here we set COMOB[1:0] as 11 for inverting
// which is reflected in PD5
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA \mid (1 << 5);
TCCROA = TCCROA \mid (1 << 4);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till OCROA, we can choose OCROB to any value below OCROA
OCROA = 0x70; // for frequency
OCROB = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CS0[2](bit2) from TCCR0B,CS0[1](bit1) from TCCR0B,CS0[0](bit0) from TCCR0B
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB & ^{\sim}(1 << 2);
//enabled global interrupt
sei();
```

7.3.5 Toggling mode square Wave

Frequency is chosen by **OCR0A** register.

- First, WGM0[2:0] bits are configured as 111 for Fast PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] bits of TCCR0A register are configured to make output OC0A pins to generate PWM by comparing between OCR0A. That is for Toggling square wave COM0A[1:0] is written 01.
- The frequency of duty cycle is loaded into **OCR0A** register.

- Also, the OCIEOA bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for squared wave on *OC0A* pins are shown assuming.

```
- 0x70 for OCR0A.

clk.T0

TCNTO

0x00 (0x01): (0x60): (0x70 (0x00) (0x01): (0x70 (0x00) (0x00) (0x01): (0x70 (0x00) (0x00) (0x00) (0x00) (0x01): (0x70 (0x00) (0x0
```

```
// MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 111
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
TCCROA = TCCROA | (1 << 0);
TCCROA = TCCROA | (1 << 1);
TCCROB = TCCROB | (1 << 3);
// here we set COMOB[1:0] as O1 for toggling of OCOA
// which is reflected in PD6
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1 << 7);
TCCROA = TCCROA | (1 << 6);
// Next we set values for OCROA and OCROB
// Since,\ 	extit{TCNTO} goes till\ 	extit{OCROA}, we can choose 	extit{OCROB} to any value\ 	extit{below}\ 	extit{OCROA}
OCROA = 0x70; // for frequency
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB & ~(1<<2);
//enabled global interrupt
sei();
```

7.3.6 Application I - PWM generation

```
void TimerO_FastPWMGeneration(uint32_t on_time_us, uint32_t off_time_us)
{
        uint32_t total_time = on_time_us + off_time_us;
        // MOde of operation to fast_pwm_top_max Mode -- WGMO[2:0] === 111
        // WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
        TCCROA = TCCROA | (1<<0);
        TCCROA = TCCROA \mid (1 << 1);
        TCCROB = TCCROB \mid (1 << 3);
        // which is reflected in PD5
        // COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
        TCCROA = TCCROA | (1 << 5);
        TCCROA = TCCROA & ~(1 << 4);
        if(total_time <=3)</pre>
                // if total_time <= 3us -- so we stop clock
                OCROA = 0;
                // start timer by setting the clock prescalar
```

```
// use the same clock from I/O clock
                // CS0[2:0] === 001
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB & ^{\sim}(1<<0);
                TCCROB = TCCROB & ~(1 << 1);
                TCCROB = TCCROB \& ~(1 << 2);
       }
       else if((3 < total_time) && (total_time <= 16))</pre>
                OCROA = ((total_time * 16) >> 0) - 1;
                OCROB = ((on_time_us * 16) >> 0) - 1;
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS0[2:0] === 001
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB | (1<<0);
                TCCROB = TCCROB \& ~(1 << 1);
                TCCROB = TCCROB & ~(1<<2);
       }
       else if((16 < total_time) && (total_time <= 128))
                OCROA = ((total_time * 16) >> 3) - 1;
                OCROB = ((on_time_us * 16) >> 3) - 1;
                // start timer by setting the clock prescalar
                // dived by 8 from I/O clock
                // CS0[2:0] === 010
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB \& ~(1 << 0);
                TCCROB = TCCROB | (1<<1);
                TCCROB = TCCROB & ~(1<<2);
       }
       else if((128 < total_time) && (total_time <= 1024))
       {
                OCROA = ((total_time * 16) >> 6) - 1;
                OCROB = ((on_time_us * 16) >> 6) - 1;
                // start timer by setting the clock prescalar
                // dived by 64 from I/O clock
                // CS0[2:0] === 011
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB | (1<<0);
                TCCROB = TCCROB | (1<<1);
                TCCROB = TCCROB & ~(1<<2);
       else if((1024 < total_time) && (total_time <= 4096))
       {
                OCROA = ((total_time * 16) >> 8) - 1;
                OCROB = ((on_time_us * 16) >> 8) - 1;
                // start timer by setting the clock prescalar
                // divide by256 from I/O clock
                // CS0[2:0] === 100
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB & ~(1 << 0);
                TCCROB = TCCROB \& ~(1 << 1);
                TCCROB = TCCROB | (1<<2);
       else if(total_time > 4096)
        {
                // dont' cross more than 4.096ms
void PWMGeneration(double duty_cycle_percent,uint32_t frequency)
```


7.4 Phase Corrected PWM Mode

```
ISR(TIMERO_OVF_vect)
{
}
ISR(TIMERO_COMPA_vect)
{
}
ISR(TIMERO_COMPB_vect)
{
}
```

7.4.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR0A and/or OCR0B register.

- First, WGM0[2:0] bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] and/or COM0B[1:0] bits of **TCCR0A** register are configured to make outputs OC0A and/or OC0B pins to generate PWM by comparing between OCR0A and/or OCR0B respectively. That is for Non-Inverting, COM0x[1:0] is written 10.
- Next, the duty cycle value is loaded into OCR0A and/or OCR0B register for OC0A and/or OC0B bits.
- Also, the OCIEOA and/or OCIEOB bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 10% duty cycle OCOA and 75% duty cycle OCOB pins are shown assuming .
 - -0x19 for OCR0A.
 - 0xC0 for OCR0B.



```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGMO[2:0] === 001
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA

TCCROA = TCCROA | (1<<0);
TCCROA = TCCROB & ~(1<<1);
TCCROB = TCCROB & ~(1<<3);


/* in timerO_phase_pwm_top_max, only two possiblites are there for COMOB[1:0] and COMOA[1:0] i.e) 10(Inver-
// here we set COMOA[1:0] as 10 for non-inverting
```

```
// here we set COMOB[1:0] as 10 for non-inverting
// which is reflected in PD6
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA | (1 << 7);
TCCROA = TCCROA & ~(1<<6);
// which is reflected in PD65
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA \mid (1 << 5);
TCCROA = TCCROA \& ~(1 << 4);
/* we use overflow flag -- which is set at every time TCNO reaches TOP here OxFF
here, we toggle an led(PCO) at every overflow interrupt - this led(PCO) would give the frequency of PWM be
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 */
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOVO bit is enabled
TIMSKO = TIMSKO | (1 << 0);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till max(OxFF), we can choose OCROA and OCROB to any value below max(OxFFF)
OCROA = 0x19; // for 10% duty clcle
OCROB = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.2 Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR0A and/or OCR0B register.

- First, WGM0[2:0] bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] and/or COM0B[1:0] bits of TCCR0A register are configured to make outputs OC0A and/or OC0B pins to generate PWM by comparing between OCR0A and/or OCR0B respectively. That is for Inverting, COM0x[1:0] is written 11.
- Next, the duty cycle value is loaded into OCR0A and/or OCR0B register for OC0A and/or OC0B bits.
- Also, the OCIEOA and/or OCIEOB bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 10% duty cycle OCOA and 75% duty cycle OCOB pins are shown assuming.
 - -0x19 for OCR0A.
 - 0xC0 for OCR0B.



```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGMO[2:0] === 001
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1<<0);
TCCROA = TCCROA & ~(1 << 1);
TCCROB = TCCROB & ~(1 << 3);
/st in timerO_phase_pwm_top_max, only two possiblites are there for COMOB[1:0] and COMOA[1:0] i.e) 10(Inver
// here we set COMOA[1:0] as 11 for inverting
// here we set COMOB[1:0] as 11 for inverting
// which is reflected in PD6
// 	extit{COMOA[1](bit7)} from 	extit{TCCROA, COMOA[0](bit6)} from 	extit{TCCROA}
TCCROA = TCCROA | (1<<7);
TCCROA = TCCROA \& ~(1 << 6);
// which is reflected in PD65
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA | (1 << 5);
TCCROA = TCCROA & ~(1 << 4);
/* we use overflow flag -- which is set at every time TCNO reaches TOP here OxFF
here, we toggle an led(PCO) at every overflow interrupt - this led(PCO) would give the frequency of PWM be
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 */
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOVO bit is enabled
TIMSKO = TIMSKO | (1 << 0);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till\ max(OxFF), we can choose OCROA and OCROB to any value below max(OxFFF)
OCROA = 0x19; // for 10% duty clcle
OCROB = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB & ~(1<<2);
//enabled global interrupt
sei();
```

7.4.3 Non-Inverting PWM with TOP at OCR0A

Frequency is chosen by **OCR0A** and Duty cycle by **OCR0B** register.

- First, WGM0[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COMOB[1:0] bits of TCCR0A register are configured to make output OCOB pins to generate PWM by comparing between OCR0B respectively. That is for Non-Inverting, COMOB[1:0] is written 10.
- The frequency of duty cycle is loaded into OCR0A register.
- Next, the duty cycle value is loaded into OCR0B register for OC0B bits.
- Also, the *OCIE0B* bits of **TIMSK0** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for PWM on 85% duty cycle(0x60) OCOB pins are shown assuming.

```
- 0x70 for OCR0A.
- 0x60 for OCR0B.

clk_T0

TCNTO

OCOB


(0x60) (0x70) (0x6A) (0x6A)
```

```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGMO[2:0] === 101
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1 << 0);
TCCROA = TCCROA & ^{\sim} (1<<1);
TCCROB = TCCROB | (1<<3);
// here we set COMOA[1:0] as 10 for non-inverting
// which is reflected in PD5
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA \mid (1 << 5);
TCCROA = TCCROA \& ~(1 << 4);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till OCROA, we can choose OCROB to any value below OCROA
OCROA = 0x70; // for frequency
OCROB = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
   CSO[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.4 Inverting PWM with TOP at OCR0A

Frequency is chosen by **OCR0A** and Duty cycle by **OCR0B** register.

- First, WGM0[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COMOB[1:0] bits of TCCR0A register are configured to make output OCOB pins to generate PWM by comparing between OCR0B respectively. That is for Inverting, COMOB[1:0] is written 11.
- The frequency of duty cycle is loaded into OCR0A register.
- Next, the duty cycle value is loaded into $\mathbf{OCR0B}$ register for $\mathbf{\mathit{OC0B}}$ bits.
- Also, the *OCIE0B* bits of **TIMSK0** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- \bullet The timing for PWM on 85% duty cycle (0x60) ${OC0B}$ pins are shown assuming .
 - 0x70 for OCR0A.
 - 0x60 for OCR0B.




```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGMO[2:0] === 101
// WGM0[2](bit3) from TCCROB, WGM0[1](bit1) from TCCROA, WGM0[0](bit0) from TCCROA
TCCROA = TCCROA | (1<<0);
TCCROA = TCCROA & ~(1 << 1);
TCCROB = TCCROB | (1<<3);
// here we set COMOA[1:0] as 11 for inverting
// which is reflected in PD5
// COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
TCCROA = TCCROA \mid (1 << 5);
TCCROA = TCCROA \mid (1 << 4);
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till OCROA, we can choose OCROB to any value below OCROA
OCROA = 0x70; // for frequency
OCROB = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS0[2:0] === 001
// CSO[2](bit2) from TCCROB,CSO[1](bit1) from TCCROB,CSO[0](bit0) from TCCROB
TCCROB = TCCROB \mid (1 << 0);
TCCROB = TCCROB \& ~(1 << 1);
TCCROB = TCCROB \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.5 Toggling mode square Wave

Frequency is chosen by **OCR0A** register.

- First, WGM0[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR0A at MAX in TCCR0A and TCCR0B registers.
- Next, COM0A[1:0] bits of TCCR0A register are configured to make output OC0A pins to generate PWM by comparing between OCR0A. That is for Toggling square wave COM0A[1:0] is written 01.
- The frequency of duty cycle is loaded into **OCROA** register.
- Also, the OCIEOA bits of TIMSKO register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CSO[2:0] bit as needed prescalar in TCR0B register.
- The timing for squared wave on *OC0A* pins are shown assuming.
 - 0x70 for OCR0A.



```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGMO[2:0] === 101
// WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
TCCROA = TCCROA | (1<<0);
TCCROA = TCCROA & ~(1<<1);
TCCROB = TCCROB | (1<<3);

// here we set COMOB[1:0] as 01 for toggling of OCOA
// which is reflected in PD6
// COMOA[1](bit7) from TCCROA, COMOA[0](bit6) from TCCROA
TCCROA = TCCROA & ~(1<<7);
TCCROA = TCCROA | (1<<6);</pre>
```

```
// Next we set values for OCROA and OCROB
// Since, TCNTO goes till OCROA, we can choose OCROB to any value below OCROA
OCROA = 0x70; // for frequency

// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CSO[2:0] === 001
// CSO[2] (bit2) from TCCROB, CSO[1] (bit1) from TCCROB, CSO[0] (bit0) from TCCROB
TCCROB = TCCROB | (1<<0);
TCCROB = TCCROB & ~(1<<1);
TCCROB = TCCROB & ~(1<<2);

//enabled global interrupt
sei();</pre>
```

7.4.6 Application I - PWM generation

```
void TimerO_PhaseCorrectedPWMGeneration(uint32_t On_time_us, uint32_t Off_time_us)
{
        // Since, it is dual slope, the time would be doubled for one cylce, so we divide by 2
        uint32_t total_time = (On_time_us>>1) + (Off_time_us>>1);
        uint32_t on_time_us = On_time_us >> 1;
        // MOde of operation to phase_corrected_phase_top_max Mode -- WGMO[2:0] === 101
        // WGMO[2](bit3) from TCCROB, WGMO[1](bit1) from TCCROA, WGMO[0](bit0) from TCCROA
        TCCROA = TCCROA | (1<<0);
        TCCROA = TCCROA & ~(1<<1);
        TCCROB = TCCROB | (1 << 3);
        // which is reflected in PD5
        // COMOB[1](bit5) from TCCROA, COMOB[0](bit4) from TCCROA
        TCCROA = TCCROA | (1 << 5);
        TCCROA = TCCROA & ~(1 << 4);
        if(total_time <=3)</pre>
                // if total_time <= 3us -- so we stop clock
                OCROA = 0;
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS0[2:0] === 001
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB & ~(1<<0);
                TCCROB = TCCROB \& ~(1 << 1);
                TCCROB = TCCROB \& ~(1 << 2);
        }
        else if((3 < total_time) && (total_time <= 16))
                OCROA = ((total_time * 16) >> 0) - 1;
                OCROB = ((on_time_us * 16) >> 0) - 1;
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS0[2:0] === 001
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB | (1<<0);
                TCCROB = TCCROB \& ~(1 << 1);
                TCCROB = TCCROB \& ~(1 << 2);
        else if((16 < total_time) && (total_time <= 128))
        {
                OCROA = ((total_time * 16) >> 3) - 1;
```

```
OCROB = ((on_time_us * 16) >> 3) - 1;
                // start timer by setting the clock prescalar
                // dived by 8 from I/O clock
                // CS0[2:0] === 010
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
                TCCROB = TCCROB & ~(1<<0);
                TCCROB = TCCROB | (1<<1);
                TCCROB = TCCROB & ~(1<<2);
       }
       else if((128 < total_time) && (total_time <= 1024))
                OCROA = ((total_time * 16) >> 6) - 1;
                OCROB = ((on_time_us * 16) >> 6) - 1;
                // start timer by setting the clock prescalar
                // dived by 64 from I/O clock
                // CS0[2:0] === 011
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
               TCCROB = TCCROB | (1<<0);
                TCCROB = TCCROB \mid (1 << 1);
                TCCROB = TCCROB & ~(1 << 2);
       }
       else if((1024 < total_time) && (total_time <= 4096))
                OCROA = ((total_time * 16) >> 8) - 1;
                OCROB = ((on_time_us * 16) >> 8) - 1;
                // start timer by setting the clock prescalar
                // divide by256 from I/O clock
                // CS0[2:0] === 100
                // CSO[2](bit2) from TCCROB, CSO[1](bit1) from TCCROB, CSO[0](bit0) from TCCROB
               TCCROB = TCCROB & ~(1<<0);
               TCCROB = TCCROB \& ~(1 << 1);
                TCCROB = TCCROB | (1<<2);
       }
       else if(total_time > 4096)
       {
               // dont' cross more than 4.096ms
       }
void PWMGeneration(double duty_cycle_percent,uint32_t frequency)
       double total_time_us = (1000000.0/frequency);
       double on_time_us = (duty_cycle_percent/100.0) * total_time_us;
       if (on_time_us<1.0)</pre>
       {
               on_time_us = 1;
       }
       // max time = 8ms -- min frequency = 125 Hz
        // min time = 8us -- max frequency = 250000 = 125khz
       TimerO_PhaseCorrectedPWMGeneration(on_time_us, total_time_us - on_time_us);
```