ATmega328P Timer/Counter 2


Narendiran S

July 26, 2020

1 Features

- General purpose 8-bit Timer/Counter module.
- Two independent output compare units.
- Variable PWM.
- Three independent interrupt sources (TOV2, OCF2A, and OCF2B).
- Clear timer on compare match (auto reload)

2 Block Diagram




3 Terminologies and Registers

		Register - 8 bit	Name
Parameter	Description	TCNT2	Timer/Counter2 count value
BOTTOM	counter reaches 0x00	TCCR2A	Timer/Counter2 Control Register A
MAX	ounter reaches 0xFF	TCCR2B	Timer/Counter2 Control Register B
TOP	counter reaches highest value (de-	OCBR2A	Output compare register A
	pends on mode of operation can be	OCBR2B	Output compare register B
	0xFF, OCR2A).	TIFR2	Timer Interrupt Flag Register
		TIMSK2	Timer interrupt Mask Register


4 Timer/Counter2 Units

4.1 Clock Source/Select Unit




- The source for the Timer/Counter2 can be external or internal.
- External clock source is from T2 pin.
- While Internal Clock source can be clocked via a prescalar.
- The output of this unit is the timer clock (clk_{T2}) .
- It uses CS2[2:0] bits in TCCR2B register to select the source.

4.2 Counter Unit




- The main part of the 8-bit Timer/Counter is the programmable bi-directional counter.
- Depending the mode of operation the counter is cleared, incremented, or decremented at each timer clock (clk_{T2}) .
- Counting sequence is determined by WGM2[1:0] bits of TCCR2A -Timer/Counter2 Control register A and WGM22 bit of TCCR2B Timer/Counter2 Control register B.
- The Timer/Counter2 Overflow flag TOV2 is set and can generate interrupt according to the mode.

4.3 Output Compare Unit



- 8-bit comparator continuously compares TCNT2 with both OCR2A and OCR2B.
- When TCNT2 equals OCR2A or OCR2B, the comparator signals a match which will set the output compare flag at the next timer clock cycle.
- If interrupts are enabled, then output compare interrupt is generated.
- The waveform generator uses the match signal to generate an output according to operating mode set by the WGM2[2:0] bits and compare output mode COM2x[1:0] bits.

4.4 Compare Match Output Unit




- This unit is used for changing the state of OC2A and OC2B pins by configuring the COM2x[1:0] bits.
- But, general I/O port function is overriiden by DDR reigster.

5 Modes of Operation

- The mode of operation can be defined by combination of waveform generation mode (WGM2[2:0]) and compare output mode(COM2[1:0]) bits.
- The waveform generation mode (WGM2[2:0]) bits affect the counting sequence.
- For non-PWM mode, COM2[1:0] bits control if the output should be set, cleared or toggled at a compare match.
- For PWM mode, COM2[1:0] bits control if the PWM generated should be inverted or non-inverted.

5.1 Normal Mode - Non-PWM Mode

- WGM2/2:0/-->000.
- Counter counts up and no counter clear.
- Overruns TOP(0XFF) and restarts from BOTTOM(0X00).
- TOV2 Flag is only set when overrun.
- We have to clear TOV2 flag inorder to have next running.
- But, if we use interrupt we don't need to clear it as interrupt automatically clear the TOV2 flag.
- The timing can be seen below.




5.2 Clear Timer on Compare Match(CTC) Mode - Non-PWM Mode

- WGM2/2:0/-->010.
- Counter value clears when **TCNT2** reaches **OCR2A**.
- Interrupt can be generated each time TCNT2 reaches OCR2A register value by OCF0A flag.
- When COM2A[1:0] == 01, the OC2A pin output can be set to toggle its match between **TCNT2** and **OCR2A** to generate waveform.
- The frequency of the waveform its

$$f_{OC2A} = \frac{f_{clkT2}}{2*N*(1+OCR2A)}$$

• Here N is prescalar factor and can be (1, 8, 64, 256, or 1024).




5.3 Fast PWM Mode


- WGM2[2:0] --> 011 or 111.
- Power Regulation, Rectification, DAC applications.
- Single slope operations causing high frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then restarts from BOTTOM.
- TOP is defined by
 - TOP == 0xFF if WGM2/2:0/-->011
 - TOP == OCR2A if WGM2/2:0/-->111
- When COM2A[1:0] == 01, the OC2A pin output can be set to toggle its match between **TCNT2** and TOP to generate waveform.
 - The above is possible only when WGM22 bit is set.
 - And only on OC2A pin and not on OC2B pin.
- In Inverting Compare Mode COM2A[1:0] == 10, the OC2A or OC2B pins is made 1 on compare match between TCNT2 and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COM2A[1:0] == 11, the OC2A or OC2B pins is made 0 on compare match between **TCNT2** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (TOV2) is set each time the counter reaches TOP.
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT2}}{N*256}$$

$5.3.1 \quad \text{WGM}[2:0] == 011$



$5.3.2 \quad WGM[2:0] == 011$




5.4 Phase Correct PWM Mode


- WGM2[2:0] --> 001 or 101.
- High resolution phase correct PWM.
- Motor control due to symmetric features
- Dual slope operations causing ower frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then from TOP to BOTTOM.
- TOP is defined by
 - TOP == 0 xFF if WGM2[2:0] --> 001
 - $\text{ TOP} == \frac{\text{OCR2A}}{\text{OCR2A}} \text{ if } WGM2/2:0/ --> 101$
- When COM2A[1:0] == 01, the OC2A pin output can be set to toggle its match between **TCNT2** and TOP to generate waveform.
 - The above is possible only when WGM22 bit is set.
 - And only on *OC2A* pin and not on *OC2B* pin.
- In Inverting Compare Mode COM2A[1:0] == 10, the OC2A or OC2B pins is made 1 on compare match between TCNT2 and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COM2A[1:0] == 11, the OC2A or OC2B pins is made 0 on compare match between **TCNT2** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (TOV2) is set each time the counter reaches BOTTOM...
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT2}}{N*510}$$

$5.4.1 \quad WGM[2:0] == 001$



$5.4.2 \quad WGM[2:0] == 101$



6 Register Description

${\bf TCCR2A-Timer/Counter~Control~Register~A}$

7	6	5	4	3	2	1	0
COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20

COM2B[1:0]	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PD3</i> - <i>OC2B</i>	No output @ PD3 - OC2B	No output @ PD3 - OC2B
	pin		
01	Toggle $PD3$ - $OC2B$ pin	Reserved	Reserved
	on compare Match.		
10	Clear $PD3$ - $OC2B$ pin on	Clear $PD3$ - $OC2B$ on compare	Clear $PD3$ - $OC2B$ on compare
	compare Match.	match and set $PD3$ - $OC2B$ at	match when up-counting and set
		BOTTOM	PD3 - $OC2B$ on compare match
			when down-counting.
11	Set $PD3$ - $OC2B$ pin on	Set $\overline{PD3}$ - $\overline{OC2B}$ on compare	Set $PD3$ - $OC2B$ on compare
	compare Match.	match and clear $PD3$ - $OC2B$ at	match when up-counting and clear
		BOTTOM	PD3 - $OC2B$ on compare match
			when down-counting

COM2A[1:0]	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PB3</i> - <i>OC2A</i>	No output @ <i>PB3</i> - <i>OC2A</i>	No output @ PB3 - OC2A
	pin		
01	Toggle $PB3$ - $OC2A$ pin	When $WGM2[2] == 1$, $Toggle$	Toggle $PB3$ - $OC2A$ pin on Com-
	on compare Match.	PB3 - OC2A pin on Compare	pare match
		match	
10	Clear $\overline{PB3}$ - $\overline{OC2A}$ pin on	Clear $\overline{PB3}$ - $\overline{OC2A}$ on compare	Clear $PB3$ - $OC2A$ on compare
	compare Match.	match and set $PB3$ - $OC2A$ at	match when up-counting and set
		BOTTOM	PB3 - $OC2A$ on compare match
			when down-counting.
11	Set $PB3$ - $OC2A$ pin on	Set $\overline{PB3}$ - $OC2A$ on compare	Set $\overline{PB3}$ - $OC2A$ on compare
	compare Match.	match and clear $PB3$ - $OC2A$ at	match when up-counting and clear
		BOTTOM	PB3 - $OC2A$ on compare match
			when down-counting

WGM2[2:0]	Mode of operation	TOP	TOV2 Flag set on
000	Normal	0xFF	MAX
001	PWM Phase Corrected	0xFF	BOTTOM
010	CTC	OCRA	MAX
011	Fast PWM	0xFF	MAX
101	PWM Phase Corrected	OCR2A	BOTTOM
111	Fast PWM	OCR2A	TOP

TCCR2B - Timer/Counter Control Register B

7	6	5	4	3	2	1	0
FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20

CS2[2:0]	${f Description}({f Prescalar})$
000	No clock source(Timer/Counter Stopped)
001	$clk_{I/O}$ – no prescaling
010	$rac{clk_{I/O}}{clk_{I/O}}$
011	
100	$rac{clk_{I/O}}{256} \ rac{clk_{I/O}}{clk_{I/O}}$
101	$\frac{clk_{I/O}}{1024}$
110	External clock source on $\frac{72}{2}$ pin. Clock on falling edge.
111	External clock source on T_2 pin. Clock on rising edge.

TIMSK2 – Timer/Counter Interrupt Mask Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE2B	OCIE2A	TOIE2

Enable interrupts for compare match between **TCNT2** and **OCR2A** or **TCNT2** and **OCR2B** or overflow in **TCNT2**.

TIFR2 – Timer/Counter 0 Interrupt Flag Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE2B	OCIE2A	TOIE2

FLag registers for interrupts on compare match between **TCNT2** and **OCR2A** or **TCNT2** and **OCR2B** or overflow in **TCNT2**.


7 Configuring the Timer/Counter

7.1 Normal Mode

7.1.1 As Timer

$$ON_TIME = \frac{max_count}{\frac{F_CPU}{PRESCALAR}}$$

- Depending on PRESCALR value, we get different ON_TIME.
- First, WGM2[2:0] bits are configured as 000 for Normal Mode in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] and/or COM2A[1:0] bits are configured to make outputs OC2A and/or OC2B pins to do nothing, set, clear or toggle in TCCR2A register.
- Next, Interrupt is Enabled by *TOIE2* (overflow enable) in **TIMSK2** reigster.
- Finally, Timer is started by setting prescalar in CS2/2:0 bits as needed prescalar of TCR2B reigster.
- Global Interrupt is enabled.
- A interrupt Service Routine for Timer2 overflow is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins OC2A and OC2B are made to toggle.



• The code can be seen below,

```
// MOde of operation to Normal Mode -- WGM2[2:0] === 000
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & (~(1<<0) & ~(1<<1));
TCCR2B = TCCR2B \& ~(1 << 3);
/* What to do when timer reaches the MAX(OxFF) value */
// toggle OC2A and OC2B on each time when reaches the MAX(OxFF)
// which is reflected in PB3 and PD3
// Output OC2A to toglie when reaches MAX -- COM2A[1:0] === 01
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// Output OC2B to toglle when reaches MAX -- COM2B1:0] === 01
// COM2B[1](bit7) from TCCR2A, COM2B[0](bit6) from TCCR2A
TCCR2A = TCCR2A &
                   ~(1<<5);
TCCR2A = TCCR2A \mid (1 << 4);
//Enable Interrupt of OVERFLOW flag so that interrupt can be generated
TIMSK2 = TIMSK2 | (1 << 0);
// start timer by setting the clock prescalar
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8-- CS2[2:0] === 010
// 	extit{CS2[2](bit2)} from 	extit{TCCR2B,CS2[1](bit1)} from 	extit{TCCR2B,CS2[0](bit0)} from 	extit{TCCR2B}
TCCR2B = TCCR2B \mid (1 << 1);
TCCR2B = TCCR2B & (~(1<<0) & ~(1<<2));
// enabling global interrupt
sei();
// SO ON TIME = max_count / (F_CPU / PRESCALAR)
```

```
// ON TIME = 0xFF / (16000000/8) = 128us
// since symmetric as toggling OFF TIME = 128us
// hence, we get a square wave of fequency 1 / 256us = 3.906kHz
```

```
ISR(TIMER2_OVF_vect)
{
    // do the thing when overflows.
}
```

7.1.2 Application I - Delay

```
/* TCNT2 starts from OXOO goes upto OXFF and restarts */
/* No possible use case as it just goes upto OxFF and restarts */
// MOde of operation to Normal Mode -- WGM2[2:0] === 000
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & (~(1<<0) & ~(1<<1));
TCCR2B = TCCR2B \& ~(1 << 3);
/* What to do when timer reaches the MAX(OxFF) value */
// nothing should be done on OC2A for delay
// nothing -- COM2A[1:0] === 00
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 7);
TCCR2A = TCCR2A \& ~(1 << 6);
/* The delay possible = Oxff / (F_CPU/prescalar) */
// lowest delay = 0xff / (16000000 / 1) = 16us
// when prescalar == 8 --> delay = 0xff / (16000000 / 8) = 128us
// when prescalar == 64 --> delay = 0xff / (16000000 / 64) = 1.024ms
// when prescalar == 256 --> delay = 0xff / (16000000 / 256) = 4.096ms
// highest delay possible = 0xff / (16000000 / 1024) = 16.38ms
// start timer by setting the clock prescalar
// DIVIDE BY 8 use the same clock from I/O clock
// DIVIDE BY 8-- CS2[2:0] === 010
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B & ~(1<<0);
TCCR2B = TCCR2B \mid (1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
// actual delaying - wait until delay happens
while((TIFR2 & 0x01) == 0x00); // checking overflow flag when overflow happns
// clearing the overflag so that we can further utilize
TIFR2 = TIFR2 \mid 0x01;
```


7.2 CTC Mode

7.2.1 As Timer

$$ON_TIME = \frac{1 + OCR2A}{\frac{F_CPU}{PRESCALAR}}$$

- Depending on OCR2A register and PRESCALR value, we get different ON_TIME.
- First, WGM2[2:0] bits are configured as 010 for CTC Mode in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] and/or COM2B[1:0] bits are configured to make outputs OC2A and/or OC2B pins to do nothing, set, clear or toggle in TCCR2A register.
- Next, Interrupt is Enabled by OCIE01A (utput compare on match on OCR2A register enable) in TIMSK2 reigster.

- Finally, Timer is started by setting prescalar in CS2/2:0 bits as needed prescalar of TCR2B reigster.
- Global Interrupt is enabled.
- A interrupt Service Routine for TIMER2 Compare is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins OC0n are made to toggle.



• The code can be seen below,

```
// MOde of operation to CTC Mode -- WGM2[2:0] === 010
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \& ~(1 << 3);
/* What to do when timer reaches the OCR2A */
// toggle OC2A on each time when reaches the OCR2A
// which is reflected in PB3
// Output OC2A to toglle when reaches MAX -- COM2A[1:0] === 01
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// Output OC2B to toglle when reaches MAX -- COM2B1:0] === 01
// COM2B[1](bit7) from TCCR2A, COM2B[0](bit6) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 5);
TCCR2A = TCCR2A \mid (1 << 4);
// Enable Interrupt when counter matches OCR2A Rgister
// OCIE2A bit is enabled
TIMSK2 = TIMSK2 | (1 << 1);
// setting the value till the counter should reach in OCR2A
// for toggling of OC2A pin
OCR2A = 0x32;
// start timer by setting the clock prescalar
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8-- CS2[2:0] === 010
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 1);
TCCR2B = TCCR2B \& (~(1<<0) \& ~(1<<2));
// enabling global interrupt
sei();
// SO ON TIME = (1 + OCR2A) / (F_CPU / PRESCALAR)
// ON TIME = 0X32 / (16000000/8) = 25.5us
// since symmetric as toggling OFF TIME = 25.5us
// hence, we get a square wave of fequency 1 / 50us = 20kHz
```

```
ISR(TIMER2_COMPA_vect)
{
    // do the thing when compare match between TCNT2 matches OCR2A.
}
```

7.2.2 Application I - Delay in ms

```
// minimum delay being 4us -- choose like that
// use PRESCALAR OF 8 -- 3us - 128us -- usage 17us - 128us -- factor=3 -- CS2[2:0]=2
// use PRESCALAR OF 256 -- 16us - 4.096ms -- usage 1025us - 4096us -- factor=8 -- CS2[2:0]=4
// MOde of operation to ctc Mode -- WGM2[2:0] === 010
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \& ~(1 << 3);
while(delayInMs--)
{
   // for 1ms delay
   OCR2A = 249;
   // start timer by setting the clock prescalar
   // dived by 64 from I/O clock
   // CS2[2:0] === 011
   // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
   TCCR2B = TCCR2B \mid (1 << 0);
   TCCR2B = TCCR2B \mid (1 << 1);
   TCCR2B = TCCR2B & ~(1 << 2);
   // actual delaying - wait until delay happens
   while((TIFR2 & 0x02) == 0x00); // checking OCFOA (compare match flag A) flag when match happns
   // clearing the compare match flag so that we can further utilize
   TIFR2 = TIFR2 \mid 0x02;
}
```

7.3 Fast PWM Mode

```
ISR(TIMER2_OVF_vect)
{
}
ISR(TIMER2_COMPA_vect)
{
}
ISR(TIMER2_COMPB_vect)
{
}
```

7.3.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR2A and/or OCR2B register.

- First, WGM2[2:0] bits are configured as 011 for Fast PWM Mode with TOP at MAX in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] and/or COM2B[1:0] bits of TCCR2A register are configured to make outputs OC2A and/or OC2B pins to generate PWM by comparing between OCR2A and/or OCR2B respectively. That is for Non-Inverting, COM2x[1:0] is written 10.
- Next, the duty cycle value is loaded into OCR2A and/or OCR2B register for OC2A and/or OC2B pins.
- Also, the *OCIE2A* and/or *OCIE2B* bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- \bullet Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.

- The timing for PWM on 10% duty cycle $\frac{OC2A}{OC2B}$ and $\frac{OC2B}{OC2B}$ pins are shown assuming .
 - -0x19 for OCR2A.
 - 0xC0 for OCR2B.

```
C1k_T2
TCNT2

0x00 (0x01): (0x19 (0x1A): (0xC0 (0xC1): (0xFF (0x00 (0x01): (0x19 (0x1A): (0xBF (0x00 (0x01): (0xBF (0x00): (0xBF (0xBF (0x00): (0xBF (0x00): (0xBF (0xBF (0x0): (0xBF (0xBF (0x00): (0xBF (0xBF
```


```
// MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 011
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \& ~(1 << 3);
// here we set COM2A[1:0] as 10 for non-inverting
// here we set COM2B[1:0] as 10 for non-inverting
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 7);
TCCR2A = TCCR2A \& ~(1 << 6);
// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \& ~(1 << 4);
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1 << 0);
/* we use OCFOA flag - which is set at every time TCNO reaches OCR2A
here we clear led(PC1), so that we obtain the PWM when TCNO reaches DCR2A*/
TIMSK2 = TIMSK2 | (1 << 1);
/* we use OCFOB flag - which is set at every time TCNO reaches OCR2B
here we clear led(PC2), so that we obtain the PWM when TCNO reaches DCR2B*/
TIMSK2 = TIMSK2 | (1 << 2);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(OxFF), we can choose OCR2A and OCR2B to any value below max(OxFFF)
OCR2A = 0x19; // for 10% duty clcle
OCR2B = OxCO; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.3.2 Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR2A and/or OCR2B register.

First, WGM2[2:0] bits are configured as 011 for Fast PWM Mode with TOP at MAX in TCCR2A and TCCR2B registers.

- Next, COM2A[1:0] and/or COM2B[1:0] bits of TCCR2A register are configured to make outputs OC2A and/or OC2B pins to generate PWM by comparing between OCR2A and/or OCR2B respectively. That is for Inverting, COM2x[1:0] is written 11.
- Next, the duty cycle value is loaded into OCR2A and/or OCR2B register for OC2A and/or OC2B bits.
- Also, the *OCIE2A* and/or *OCIE2B* bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- \bullet The timing for PWM on 10% duty cycle ${\color{red}OC2A}$ and 75% duty cycle ${\color{red}OC2B}$ pins are shown assuming .
 - -0x19 for OCR2A.
 - -0xC0 for OCR2B.




```
// MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 011
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \& ~(1 << 3);
// here we set COM2A[1:0] as 11 for inverting
// here we set COM2B[1:0] as 11 for inverting
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \mid (1 << 4);
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1 << 0);
/* we use OCFOA flag - which is set at every time TCNO reaches OCR2A
   here we clear led(PC1), so that we obtain the PWM when TCNO reaches OCR2A*/
TIMSK2 = TIMSK2 | (1 << 1);
/* we use OCFOB flag - which is set at every time TCNO reaches OCR2B
    here we clear led(PC2), so that we obtain the PWM when TCNO reaches OCR2B*/
TIMSK2 = TIMSK2 | (1 << 2);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(OxFF), we can choose OCR2A and OCR2B to any value below max(OxFFF)
OCR2A = 0x19; // for 10% duty clcle
OCR2B = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
```

```
TCCR2B = TCCR2B & ~(1<<2);
//enabled global interrupt
sei();</pre>
```

7.3.3 Non-Inverting PWM with TOP at OCR2A

Frequency is chosen by OCR2A and Duty cycle by OCR2B register.

- First, WGM2[2:0] bits are configured as 111 for Fast PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2B[1:0] bits of TCCR2A register are configured to make output OC2B pins to generate PWM by comparing between TCNT2 and OCR2B. That is for Non-Inverting, COM2B[1:0] is written 10.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into OCR2B register for OC2B bits.
- Also, the *OCIE2B* bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for PWM on 85% duty cycle(0x60) OC2B pins are shown assuming.
 - -0x70 for OCR2A.
 - 0x60 for OCR2B.




```
// MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \mid (1 << 3);
// here we set COM2B[1:0] as 10 for non-inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \& ~(1 << 4);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.3.4 Inverting PWM with TOP at OCR2A

Frequency is chosen by **OCR2A** and Duty cycle by **OCR2B** register.

- First, WGM2[2:0] bits are configured as 111 for Fast PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2B[1:0] bits of TCCR2A register are configured to make output OC2B pins to generate PWM by comparing between TCNT2 and OCR2B. That is for Inverting, COM2B[1:0] is written 11.
- The frequency of duty cycle is loaded into OCR2A register.
- Next, the duty cycle value is loaded into **OCR2B** register for *OC2B* bits.
- Also, the OCIE2B bits of TIMSK2 register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for PWM on 85% duty cycle OC2B pins are shown assuming.
 - 0x70 for OCR2A.
 - -0x60 for OCR2B.



```
// MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \mid (1 << 3);
// here we set COM2B[1:0] as 11 for inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \mid (1 << 4);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.3.5 Toggling mode square Wave

Frequency is chosen by **OCR2A** register.

- First, WGM2[2:0] bits are configured as 111 for Fast PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] bits of TCCR2A register are configured to make output OC2A pins to generate PWM by comparing between OCR2A. That is for Toggling square wave COM2A[1:0] is written 01.
- The frequency of duty cycle is loaded into OCR2A register.

- Also, the *OCIE2A* bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for squared wave on *OC2A* pins are shown assuming.

```
- 0x70 for OCR2A.

clk_T2

TCNT2

0x20 (0x01) (0x70 (0x00 (0x01)) (0x70 (0x00)) (0x70 (0x70)) (0x70 (0x70)) (0x70 (0x70)) (0x70 (0x70)) (0x70 (0x70)) (0x70
```

```
// MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \mid (1 << 1);
TCCR2B = TCCR2B \mid (1 << 3);
// here we set COM2B[1:0] as 01 for toggling of OC2A
// which is reflected in PB3
// {\it COM2A[1](bit7)} from {\it TCCR2A, COM2A[0](bit6)} from {\it TCCR2A}
TCCR2A = TCCR2A \& ~(1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.3.6 Application I - PWM generation

```
void Timer2_FastPWMGeneration(uint32_t on_time_us, uint32_t off_time_us)
{
        uint32_t total_time = on_time_us + off_time_us;
        // MOde of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
        // WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
        TCCR2A = TCCR2A \mid (1 << 0);
        TCCR2A = TCCR2A \mid (1 << 1);
        TCCR2B = TCCR2B \mid (1 << 3);
        // which is reflected in PD3
        // COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
        TCCR2A = TCCR2A \mid (1 << 5);
        TCCR2A = TCCR2A \& ~(1 << 4);
        if(total_time <=3)</pre>
        {
                // if total_time <= 3us -- so we stop clock
                OCR2A = 0;
                 // start timer by setting the clock prescalar
```

```
// use the same clock from I/O clock
                // CS2[2:0] === 001
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1 << 0);
                TCCR2B = TCCR2B \& ~(1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        }
        else if((3 < total_time) && (total_time <= 16))
                OCR2A = ((total_time * 16) >> 0) - 1;
                OCR2B = ((on_time_us * 16) >> 0) - 1;
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS2[2:0] === 001
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \mid (1 << 0);
                TCCR2B = TCCR2B \& ~(1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        else if((16 < total_time) && (total_time <= 128))
        {
                OCR2A = ((total_time * 16) >> 3) - 1;
                OCR2B = ((on_time_us * 16) >> 3) - 1;
                // start timer by setting the clock prescalar
                // dived by 8 from I/O clock
                // CS2[2:0] === 010
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1 << 0);
                TCCR2B = TCCR2B \mid (1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        else if((128 < total_time) && (total_time <= 1024))
                OCR2A = ((total_time * 16) >> 6) - 1;
                OCR2B = ((on_time_us * 16) >> 6) - 1;
                // start timer by setting the clock prescalar
                // dived by 64 from I/O clock
                // CS2[2:0] === 011
                // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \mid (1 << 0);
                TCCR2B = TCCR2B \mid (1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        else if((1024 < total_time) && (total_time <= 4096))
        {
                OCR2A = ((total_time * 16) >> 8) - 1;
                OCR2B = ((on_time_us * 16) >> 8) - 1;
                // start timer by setting the clock prescalar
                // divide by256 from I/O clock
                // CS2[2:0] === 100
                // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1<<0);
                TCCR2B = TCCR2B \& ~(1 << 1);
                TCCR2B = TCCR2B \mid (1 << 2);
        else if(total_time > 4096)
        {
                // dont' cross more than 4.096ms
void PWMGeneration(double duty_cycle_percent,uint32_t frequency)
```

```
double total_time_us = (1000000.0/freqeuncy);
    double on_time_us = (duty_cycle_percent/100.0) * total_time_us;
    if (on_time_us<1.0)
{
        on_time_us = 1;
}

// max time = 4ms -- min freqency = 250 Hz
// min time = 4us -- max frequency = 250000 = 250khz
Timer2_FastPWMGeneration(on_time_us, total_time_us - on_time_us);
}</pre>
```

7.4 Phase Corrected PWM Mode

```
ISR(TIMER2_OVF_vect)
{
}
ISR(TIMER2_COMPA_vect)
{
}
ISR(TIMER2_COMPB_vect)
{
}
```

7.4.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR2A and/or OCR2B register.

- First, WGM2[2:0] bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] and/or COM2B[1:0] bits of TCCR2A register are configured to make outputs OC2A and/or OC2B pins to generate PWM by comparing between OCR2A and/or OCR2B respectively. That is for Non-Inverting, COM2x[1:0] is written 10.
- Next, the duty cycle value is loaded into OCR2A and/or OCR2B register for OC2A and/or OC2B bits.
- Also, the OCIE2A and/or OCIE2B bits of TIMSK2 register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for PWM on 10% duty cycle OC2A and 75% duty cycle OC2B pins are shown assuming.
 - -0x19 for OCR2A.
 - 0xC0 for OCR2B.

```
C1k.T2
TCNT2
OC2A
OC2B
```

```
// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] === 001
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A

TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* in TIMER2_phase_pwm_top_max, only two possiblites are there for COM2B[1:0] and COM2A[1:0] i.e)

→ 10(Inverting) and 11(Non-inverting) */
```

```
// here we set COM2A[1:0] as 10 for non-inverting
// here we set COM2B[1:0] as 10 for non-inverting
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 7);
TCCR2A = TCCR2A \& ~(1 << 6);
// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \& ~(1 << 4);
/* we use overflow flag -- which is set at every time TCNO reaches TOP here OxFF
here, we toggle an led(PCO) at every overflow interrupt - this led(PCO) would give the frequency
→ of PWM being generated -- done by PINC = PINC | OX01;
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 st/
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1 << 0);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till\ max(OxFF), we can choose OCR2A and OCR2B to any value below max(OxFFF)
OCR2A = 0x19; // for 10% duty clcle
OCR2B = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.2 Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by OCR2A and/or OCR2B register.

- First, WGM2[2:0] bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] and/or COM2B[1:0] bits of TCCR2A register are configured to make outputs OC2A and/or OC2B pins to generate PWM by comparing between OCR2A and/or OCR2B respectively. That is for Inverting, COM2x[1:0] is written 11.
- Next, the duty cycle value is loaded into OCR2A and/or OCR2B register for OC2A and/or OC2B bits.
- Also, the OCIE2A and/or OCIE2B bits of TIMSK2 register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- The timing for PWM on 10% duty cycle OC2A and 75% duty cycle OC2B pins are shown assuming.
 - -0x19 for OCR2A.
 - 0xC0 for OCR2B.

```
C1k_T2
TCNT2

0x00 (0x01): (0x19): (0xC0): (0xFF) (0xFE): (0xC0): (0x19): (0x01) (0x00):

0C2A
0C2B
```


```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] === 001
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 3);
/* in TIMER2_phase_pwm_top_max, only two possiblites are there for COM2B[1:0] and COM2A[1:0] i.e)
→ 10(Inverting) and 11(Non-inverting) */
// here we set COM2A[1:0] as 11 for inverting
// here we set COM2B[1:0] as 11 for inverting
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \mid (1 << 4);
/* we use overflow flag -- which is set at every time TCNO reaches TOP here OxFF
here, we toggle an led(PCO) at every overflow interrupt - this led(PCO) would give the frequency
→ of PWM being generated -- done by PINC = PINC | OX01;
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 st/
// Enable Interrupt when TCNO overflows TOP - here OxFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1 << 0);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(OxFF), we can choose OCR2A and OCR2B to any value below max(OxFFF)
OCR2A = 0x19; // for 10% duty clcle
OCR2B = 0xC0; // for 75% duty clcle
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.3 Non-Inverting PWM with TOP at OCR2A

Frequency is chosen by OCR2A and Duty cycle by OCR2B register.

- First, WGM2[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2B[1:0] bits of TCCR2A register are configured to make output OC2B pins to generate PWM by comparing between OCR2B respectively. That is for Non-Inverting, COM2B[1:0] is written 10.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into OCR2B register for OC2B bits.

- Also, the *OCIE2B* bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for PWM on 85% duty cycle(0x60) OC2B pins are shown assuming.
 - -0x70 for OCR2A.
 - -0x60 for OCR2B.



```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] === 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \& ~(1 << 1);
TCCR2B = TCCR2B \mid (1 << 3);
// here we set COM2A[1:0] as 10 for non-inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \& ~(1 << 4);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.4 Inverting PWM with TOP at OCR2A

Frequency is chosen by OCR2A and Duty cycle by OCR2B register.

- First, WGM2[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2B[1:0] bits of TCCR2A register are configured to make output OC2B pins to generate PWM by comparing between OCR2B respectively. That is for Inverting, COM2B[1:0] is written 11.
- The frequency of duty cycle is loaded into OCR2A register.
- Next, the duty cycle value is loaded into OCR2B register for OC2B bits.
- Also, the OCIE2B bits of TIMSK2 register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for PWM on 85% duty cycle(0x60) OC2B pins are shown assuming.
 - -0x70 for OCR2A.
 - 0x60 for OCR2B.

```
C1k.T2
TCNT2
0C2B

C1k.T2

C1k.T2

C1k.T2

C1k.T2

C2k.T2

C2k
```

```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] === 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 0);
TCCR2A = TCCR2A \& ~(1 << 1);
TCCR2B = TCCR2B \mid (1 << 3);
// here we set COM2A[1:0] as 11 for inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A \mid (1 << 5);
TCCR2A = TCCR2A \mid (1 << 4);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cylc
// start the timer by selecting the prescalr
   use the same clock from I/O clock
   CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.5 Toggling mode square Wave

Frequency is chosen by **OCR2A** register.

- First, WGM2[2:0] bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in TCCR2A and TCCR2B registers.
- Next, COM2A[1:0] bits of TCCR2A register are configured to make output OC2A pins to generate PWM by comparing between OCR2A. That is for Toggling square wave COM2A[1:0] is written 01.
- The frequency of duty cycle is loaded into OCR2A register.
- Also, the OCIE2A bits of TIMSK2 register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting CS2[2:0] bit as needed prescalar in TCR2B register.
- The timing for squared wave on OC2A pins are shown assuming.
 - 0x70 for OCR2A.

```
C1k_T2
TCNT2

0×00 (0×01): (0×70 (0×69): (0×01 (0×00 (0×01): (0×70 (0×69): (0×001 (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×01): (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00 (0×00
```

```
// MOde of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] === 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B | (1<<3);
// here we set COM2B[1:0] as 01 for toggling of OC2A</pre>
```

```
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A \& ~(1 << 7);
TCCR2A = TCCR2A \mid (1 << 6);
// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B \mid (1 << 0);
TCCR2B = TCCR2B \& ~(1 << 1);
TCCR2B = TCCR2B \& ~(1 << 2);
//enabled global interrupt
sei();
```

7.4.6 Application I - PWM generation

```
void Timer2_PhaseCorrectedPWMGeneration(uint32_t On_time_us, uint32_t Off_time_us)
{
        // Since, it is dual slope, the time would be doubled for one cylce, so we divide by 2
        uint32_t total_time = (On_time_us>>1) + (Off_time_us>>1);
        uint32_t on_time_us = On_time_us >> 1;
        // MOde of operation to phase_corrected_phase_top_max Mode -- WGM2[2:0] === 101
        // WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
        TCCR2A = TCCR2A \mid (1 << 0);
        TCCR2A = TCCR2A \& ~(1 << 1);
        TCCR2B = TCCR2B \mid (1 << 3);
        // which is reflected in PD3
        // COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
        TCCR2A = TCCR2A \mid (1 << 5);
        TCCR2A = TCCR2A \& ~(1 << 4);
        if(total_time <=3)</pre>
        {
                // if total_time <= 3us -- so we stop clock
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS2[2:0] === 001
                // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1 << 0);
                TCCR2B = TCCR2B \& ~(1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        else if((3 < total_time) && (total_time <= 16))
                OCR2A = ((total_time * 16) >> 0) - 1;
                OCR2B = ((on_time_us * 16) >> 0) - 1;
                // start timer by setting the clock prescalar
                // use the same clock from I/O clock
                // CS2[2:0] === 001
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \mid (1 << 0);
                TCCR2B = TCCR2B \& ~(1 << 1);
```

```
TCCR2B = TCCR2B \& ~(1 << 2);
        }
        else if((16 < total_time) && (total_time <= 128))
        {
                OCR2A = ((total_time * 16) >> 3) - 1;
                OCR2B = ((on_time_us * 16) >> 3) - 1;
                // start timer by setting the clock prescalar
                // dived by 8 from I/O clock
                // CS2[2:0] === 010
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1 << 0);
                TCCR2B = TCCR2B \mid (1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        }
        else if((128 < total_time) && (total_time <= 1024))
        {
                OCR2A = ((total_time * 16) >> 6) - 1;
                OCR2B = ((on_time_us * 16) >> 6) - 1;
                // start timer by setting the clock prescalar
                // dived by 64 from I/O clock
                // CS2[2:0] === 011
                // CS2[2](bit2) from TCCR2B,CS2[1](bit1) from TCCR2B,CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \mid (1 << 0);
                TCCR2B = TCCR2B \mid (1 << 1);
                TCCR2B = TCCR2B \& ~(1 << 2);
        else if((1024 < total_time) && (total_time <= 4096))
        {
                OCR2A = ((total_time * 16) >> 8) - 1;
                OCR2B = ((on_time_us * 16) >> 8) - 1;
                // start timer by setting the clock prescalar
                // divide by256 from I/O clock
                // CS2[2:0] === 100
                // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
                TCCR2B = TCCR2B \& ~(1 << 0);
                TCCR2B = TCCR2B \& ~(1 << 1);
                TCCR2B = TCCR2B \mid (1 << 2);
        else if(total_time > 4096)
        {
                // dont' cross more than 4.096ms
        }
}
void PWMGeneration(double duty_cycle_percent,uint32_t frequency)
{
        double total_time_us = (1000000.0/frequency);
        double on_time_us = (duty_cycle_percent/100.0) * total_time_us;
        if (on_time_us<1.0)</pre>
        {
                on_time_us = 1;
        }
        // max time = 8ms -- min frequency = 125 Hz
        // min time = 8us -- max frequency = 250000 = 125khz
        Timer2_PhaseCorrectedPWMGeneration(on_time_us, total_time_us - on_time_us);
```