# ATmega328P Timer/Counter 1


Narendiran S

July 25, 2020

# 1 Features

- General purpose 16-bit PWM/Counter module.
- Two independent output compare units and One input capture unit
- Variable PWM.
- Four independent interrupt sources (TOV1, OCF0A, OCF1B and ICF1).
- Clear timer on compare match (auto reload)

# 2 Block Diagram



# 3 Terminologies and Registers


		Register - 16 bit	Name
Parameter	Description	TCN10	Timer/Counter1count value
BOTTOM	counter reaches 0x0000	TCCR1A	Timer/Coutner1 Control Register A
MAX	ounter reaches 0xFFFF	TCCR1B	Timer/Coutner1 Control Register B
TOP	counter reaches highest value	OCBR1A	Output compare register A
	(depends on mode of oper-	OCBR1B	Output compare register B
	ation can be 0xFF, 0x1FF,	TIFR1	Timer Interrupt Flag Register
	0x3FF, OCR1A, ICR1)	TIMSK1	Timer interrupt Mask Register
		ICR1	Input Capture Register

#### Note:

- The CNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the CPU via the 8-bit data bus.
- For 16-bit write, the high byte must be written before the low byte.
- For 16-bit read, the low byte must be read before the high byte.


# 4 Timer/Counter1 Units

# 4.1 Clock Source/Select Unit




- The source for the Timer/Counter0 can be external or internal.
- External clock source is from T1 pin.
- While Internal Clock source can be clocked via a prescalar.
- The output of this unit is the timer clock  $(clk_{T_1})$ .
- It uses *CS1*[2:0] bits in **TCCR1B** register to select the source.

### 4.2 Counter Unit




- The main part of the 16-bit Timer/Counter is the programmable bi-directional counter.
- Counter high (TCNT1H) containing the upper eight bits of the counter, and counter low (TCNT1L) containing the lower eight bits.
- Depending the mode of operation the counter is cleared, incremented, or decremented at each timer clock  $(clk_{T1})$ .
- Counting sequence is determined by *WGM1[3:0]* bits of **TCCR1A** -Timer/Counter1 Control register A and **TCCR1B** Timer/Counter1 Control register B.
- The Timer/Counter1 Overflow flag (TOV1) is set and can generate interrupt according to the mode.

# 4.3 Input Capture Unit




- Can capture external events and give them time-stamp indicating time of occurance.
- External signal can be from ICP1 pin or analog-comparator unit.
- Usage : calculate frequency, duty-cycle, log of the signal
- When a change of the logic level (an event) occurs on the input capture pin (*ICP1*), or on the analog comparator output (*ACO*), and this change confirms to the setting of the edge detector, a capture will be triggered.
- When a capture is triggered, the 16-bit value of the counter (TCNT1) is written to the input capture register (ICR1).
- The input capture flag (ICF1) is set at the same system clock as the TCNT1 value is copied into ICR1 register.
- If enabled (*ICIE1* = 1), the input capture flag generates an input capture interrupt.
- *ICF1* flag is automatically cleared when the interrupt is executed and by writing on to i.
- An input capture can be triggered by software by controlling the port of the *ICP1* pin.

#### 4.4 Output Compare Unit



- 16-bit comparator continuously compares TCNT1 with both OCR1A and OCR1B.
- When **TCNT1** equals **OCR1A** or **OCR1B**, the comparator signals a match which will set the output compare flag at the next timer clock cycle.
- If interrupts are enabled, then output compare interrupt is generated.
- The waveform generator uses the match signal to generate an output according to operating mode set by the WGM1/3:0 bits and compare output mode COM0x/1:0 bits.

## 4.5 Compare Match Output Unit




- This unit is used for changing the state of OC1A and OC1B pins by configuring the COM1x[1:0] bits.
- But, general I/O port function is overriiden by DDR reigster.

# 5 Modes of Operation

- The mode of operation can be defined by combination of waveform generation mode (WGM1[3:0]) and compare output mode(COM1[1:0]) bits.
- The waveform generation mode (WGM1/3:0) bits affect the counting sequence.
- For non-PWM mode, COM1[1:0] bits control if the output should be set, cleared or toggled at a compare match.
- For PWM mode, COM1[1:0] bits control if the PWM generated should be inverted or non-inverted.

#### 5.1 Normal Mode - Non-PWM Mode

- WGM1[3:0] -->000.
- Counter counts up and no counter clear.
- Overruns TOP(0XFFFF) and restarts from BOTTOM(0X0000).
- TOV1 Flag is only set when overrun.
- We have to clear TOV1 flag inorder to have next running.
- But, if we use interrupt we don't need to clear it as interrupt automatically clear the TOV1 flag.
- The input capture unit can be used to capture events at *ICP1* pin or *ACO* pin.
- The timing can be seen below.




# 5.2 Clear Timer on Compare Match(CTC) Mode - Non-PWM Mode

- WGM1[3:0] -->0100 or 1100.
  - Counter value clears when **TCNT1** reaches **OCR1A** if WGM1[3:0] is 0100.
  - Counter value clears when **TCNT1** reaches **ICR1** if WGM1[3:0] is 1100.
- Interrupt can be generated each time TCNT1 reaches OCR1A register value by OCF1A flag.
- Interrupt can be generated each time TCNT1 reaches ICR1 register value by ICF1 flag.
- When COM1A[1:0] == 01, the OC1A pin output can be set to toggle its match between TCNT1 and OCR1A or ICR1 register to generate waveform.
- The frequency of the waveform its

$$f_{OC1A} = \frac{f_{clkT1}}{2*N*(1+OCR1A)}$$

• Here N is prescalar factor and can be (1, 8, 64, 256, or 1024).

# $5.2.1 \quad WGM1[3:0] == 0100$



### $5.2.2 \quad \text{WGM1[3:0]} == 1100$



#### 5.3 Fast PWM Mode

- WGM1[3:0] -->0101 or 0110 or 0111 or 1110 or 1111.
- Power Regulation, Rectification, DAC applications.
- Single slope operations causing high frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then restarts from BOTTOM.
- TOP is defined by
  - TOP == 0x00FF if WGM1[3:0] --> 0101
  - $\text{ TOP} == 0 \times 01 \text{FF if WGM1}[3:0] --> 0110$
  - $\text{ TOP} == 0 \times 03 \text{FF if WGM1}[3:0] --> 0111$
  - TOP == ICR1 if WGM1[3:0] --> 1110
  - TOP == OCR1A if WGM1[3:0] -- > 1111
- When COM1A[1:0] == 01, the OC1A pin output can be set to toggle its match between **TCNT1** and TOP to generate waveform.
  - The above is possible only when WGM12 bit is set.
  - And only on OC1A pin and not on OC1B pin.
- In Inverting Compare Mode COM1A[1:0] == 10, the OC1A or OC1B pins is made 1 on compare match between TCNT1 and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COM1A[1:0] == 11, the OC1A or OC1B pins is made 0 on compare match between **TCNT1** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (TOV1) is set each time the counter reaches TOP.
- The PWM frequency is given by

$$f_{OC1xPWM} = \frac{f_{clkT1}}{N*(1+TOP)}$$

#### WGM1[3:0] == 01015.3.1 clk\_T0 (0x00FE)(0x00FF)(0x0000)(0x0001); (0x00FE)(0x00FF)(0x0000)(0x0001) (0x00FE)(0x00FF)(0x0000)(0x0001); 0x00FE 0x00FF TCNT1 TOV1 WGM1[3:0] == 01105.3.2clk\_T0 (0x0000) (0x0001) (0x01FE) (0x01FF) (0x0000) (0x0001) (0x01FE) (0x01FF) (0x0000) (0x0001) (0x01FE)(0x01FF)(0x0000)(0x0001); (0x01FE)(0x01FF TCNT1 TOV1 WGM1[3:0] == 01115.3.3clk\_T0 (0x0000 (0x0001); (0x03FF (0x003FF (0x0000 (0x0001); (0x03FF (0x0000 (0x0001); (0x00001); (0x000FF (0x0000 (0x0001); (0x00001); TCNT1 TOV1 WGM1[3:0] == 11105.3.4clk\_T0 ICR1 (0×0000) (0×0001) (0×0000) (0×0001) (0×0000) (0×0001) TCNT1 TOV1 5.3.5 WGM1[3:0] == 1111clk\_T0 (0×0000 (0×0001) OCRIA-1 X OCRIA X 0x0000 X 0x0001 X 0x0000 0x0001 0cria -1 0cria TCNT1 TOV1

#### 5.4 Phase Correct PWM Mode

- WGM1[3:0] -->0001 or 0010 or 0011 or 1010 or 1011.
- High resolution phase correct PWM.
- Motor control due to symmetric features
- Dual slope operations causing ower frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then from TOP to BOTTOM.
- TOP is defined by
  - $\text{ TOP} == 0 \times 00 \text{FF if WGM1}[3:0] --> 0001$
  - $\text{ TOP} == 0 \times 01 \text{FF if WGM1}[3:0] --> 0010$
  - $\text{ TOP} == 0 \times 03 \text{FF if WGM1}[3:0] --> 0011$
  - TOP == ICR1 if WGM1[3:0] --> 1010
  - TOP == OCR1A if WGM1[3:0] -- > 1011
- When COM1A[1:0] == 01, the OC1A pin output can be set to toggle its match between **TCNT1** and TOP to generate waveform.
  - The above is possible only when WGM12 bit is set.
  - And only on *OC1A* pin and not on *OC1B* pin.
- In Inverting Compare Mode COM1A[1:0] == 10, the OC1A or OC1B pins is made 1 on compare match between **TCNT1** and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode COM1A[1:0] == 11, the OC1A or OC1B pins is made 0 on compare match between **TCNT1** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (TOV1) is set each time the counter reaches BOTTOM...
- The PWM frequency is given by

$$f_{OC1xPWM} = \frac{f_{clkT1}}{2*N*TOP}$$

