


1 Features

- General purpose 8-bit Timer/Counter module.
- Two independent output compare units.
- Variable PWM.
- Three independent interrupt sources (TOV2, OCF2A, and OCF2B).
- Clear timer on compare match (auto reload)

2 Block Diagram




3 Terminologies and Registers

Parameter	Description	Register - 8 bit	Name
BOTTOM	counter reaches 0x00	TCNT2	Timer/Counter2 count value
MAX	ounter reaches 0xFF	TCCR2A	Timer/Counter2 Control Register A
TOP	counter reaches highest value (depends on mode of operation can be 0xFF, OCR2A).	TCCR2B	Timer/Counter2 Control Register B
		OCBR2A	Output compare register A
		OCBR2B	Output compare register B
		TIFR2	Timer Interrupt Flag Register
		TIMSK2	Timer interrupt Mask Register


4 Timer/Counter2 Units

4.1 Clock Source/Select Unit




- The source for the Timer/Counter2 can be external or internal.
- External clock source is from $T2$ pin.
- While Internal Clock source can be clocked via a prescaler.
- The output of this unit is the timer clock (clk_{T2}).
- It uses $CS2[2:0]$ bits in $TCCR2B$ register to select the source.

4.2 Counter Unit



- The main part of the 8-bit Timer/Counter is the programmable bi-directional counter.
- Depending the mode of operation the counter is cleared, incremented, or decremented at each timer clock (clk_{T2}).
- Counting sequence is determined by $WGM2[1:0]$ bits of $TCCR2A$ -Timer/Counter2 Control register A and $WGM22$ bit of $TCCR2B$ - Timer/Counter2 Control register B.
- The Timer/Counter2 Overflow flag $TOV2$ is set and can generate interrupt according to the mode.


4.3 Output Compare Unit



- 8-bit comparator continuously compares $TCNT2$ with both $OCR2A$ and $OCR2B$.
- When $TCNT2$ equals $OCR2A$ or $OCR2B$, the comparator signals a match which will set the output compare flag at the next timer clock cycle.

- If interrupts are enabled, then output compare interrupt is generated.
- The waveform generator uses the match signal to generate an output according to operating mode set by the **WGM2[2:0]** bits and compare output mode **COM2x[1:0]** bits.

4.4 Compare Match Output Unit




- This unit is used for changing the state of **OC2A** and **OC2B** pins by configuring the **COM2x[1:0]** bits.
- But, general I/O port function is overridden by DDR register.

5 Modes of Operation

- The mode of operation can be defined by combination of waveform generation mode (**WGM2[2:0]**) and compare output mode(**COM2[1:0]**) bits.
- The waveform generation mode (**WGM2[2:0]**) bits affect the counting sequence.
- For non-PWM mode, **COM2[1:0]** bits control if the output should be set, cleared or toggled at a compare match.
- For PWM mode, **COM2[1:0]** bits control if the PWM generated should be inverted or non-inverted.

5.1 Normal Mode - Non-PWM Mode

- **WGM2[2:0]** -- > 000.
- Counter counts up and no counter clear.
- Overruns TOP(0xFF) and restarts from BOTTOM(0x00).
- **TOV2** Flag is only set when overrun.
- We have to clear **TOV2** flag inorder to have next running.
- But, if we use interrupt we don't need to clear it as interrupt automatically clear the **TOV2** flag.
- The timing can be seen below.




5.2 Clear Timer on Compare Match(CTC) Mode - Non-PWM Mode

- **WGM2[2:0]** -- > 010.
- Counter value clears when **TCNT2** reaches **OCR2A**.
- Interrupt can be generated each time **TCNT2** reaches **OCR2A** register value by **OCF0A** flag.
- When **COM2A[1:0]** == 01, the **OC2A** pin output can be set to toggle its match between **TCNT2** and **OCR2A** to generate waveform.
- The frequency of the waveform is

$$f_{OC2A} = \frac{f_{clkT2}}{2 * N * (1 + OCR2A)}$$

- Here N is prescaler factor and can be (1, 8, 64, 256, or 1024).




5.3 Fast PWM Mode


- **WGM2[2:0]** -- > 011 or 111.
- Power Regulation, Rectification, DAC applications.
- Single slope operations causing high frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then restarts from BOTTOM.
- TOP is defined by
 - TOP == 0xFF if **WGM2[2:0]** -- > 011
 - TOP == **OCR2A** if **WGM2[2:0]** -- > 111
- When **COM2A[1:0]** == 01, the **OC2A** pin output can be set to toggle its match between **TCNT2** and TOP to generate waveform.
 - The above is possible only when **WGM22** bit is set.
 - And only on **OC2A** pin and not on **OC2B** pin.
- In Inverting Compare Mode **COM2A[1:0]** == 10, the **OC2A** or **OC2B** pins is made 1 on compare match between **TCNT2** and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode **COM2A[1:0]** == 11, the **OC2A** or **OC2B** pins is made 0 on compare match between **TCNT2** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (**TOV2**) is set each time the counter reaches TOP.
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT2}}{N * 256}$$

5.3.1 WGM[2:0] == 011



5.3.2 WGM[2:0] == 011




5.4 Phase Correct PWM Mode


- **WGM2[2:0]** -- > 001 or 101.
- High resolution phase correct PWM.
- Motor control due to symmetric features
- Dual slope operations causing over frequency PWM waveform.
- Counter starts from BOTTOM to TOP and then from TOP to BOTTOM.
- TOP is defined by
 - TOP == 0xFF if **WGM2[2:0]** -- > 001
 - TOP == **OCR2A** if **WGM2[2:0]** -- > 101
- When **COM2A[1:0]** == 01, the **OC2A** pin output can be set to toggle its match between **TCNT2** and TOP to generate waveform.
 - The above is possible only when **WGM22** bit is set.
 - And only on **OC2A** pin and not on **OC2B** pin.
- In Inverting Compare Mode **COM2A[1:0]** == 10 , the **OC2A** or **OC2B** pins is made 1 on compare match between **TCNT2** and TOP and made 0 on reaching BOTTOM.
- In Non-Inverting Compare Mode **COM2A[1:0]** == 11 , the **OC2A** or **OC2B** pins is made 0 on compare match between **TCNT2** and TOP and 1 made on reaching BOTTOM.
- The Timer/Counter overflow flag (**TOV2**) is set each time the counter reaches BOTTOM..
- The PWM frequency is given by

$$f_{OC0xPWM} = \frac{f_{clkT2}}{N * 510}$$

5.4.1 WGM[2:0] == 001



5.4.2 WGM[2:0] == 101



6 Register Description

TCCR2A – Timer/Counter Control Register A

7	6	5	4	3	2	1	0
COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20

<i>COM2B[1:0]</i>	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PD3 - OC2B</i> pin	No output @ <i>PD3 - OC2B</i>	No output @ <i>PD3 - OC2B</i>
01	Toggle <i>PD3 - OC2B</i> pin on compare Match.	Reserved	Reserved
10	Clear <i>PD3 - OC2B</i> pin on compare Match.	Clear <i>PD3 - OC2B</i> on compare match and set <i>PD3 - OC2B</i> at BOTTOM	Clear <i>PD3 - OC2B</i> on compare match when up-counting and set <i>PD3 - OC2B</i> on compare match when down-counting.
11	Set <i>PD3 - OC2B</i> pin on compare Match.	Set <i>PD3 - OC2B</i> on compare match and clear <i>PD3 - OC2B</i> at BOTTOM	Set <i>PD3 - OC2B</i> on compare match when up-counting and clear <i>PD3 - OC2B</i> on compare match when down-counting

<i>COM2A[1:0]</i>	Non-PWM modes	Fast PWM	Phase Corrected PWM
00	No output @ <i>PB3 - OC2A</i> pin	No output @ <i>PB3 - OC2A</i>	No output @ <i>PB3 - OC2A</i>
01	Toggle <i>PB3 - OC2A</i> pin on compare Match.	When WGM2[2] == 1, Toggle <i>PB3 - OC2A</i> pin on Compare match	Toggle <i>PB3 - OC2A</i> pin on Compare match
10	Clear <i>PB3 - OC2A</i> pin on compare Match.	Clear <i>PB3 - OC2A</i> on compare match and set <i>PB3 - OC2A</i> at BOTTOM	Clear <i>PB3 - OC2A</i> on compare match when up-counting and set <i>PB3 - OC2A</i> on compare match when down-counting.
11	Set <i>PB3 - OC2A</i> pin on compare Match.	Set <i>PB3 - OC2A</i> on compare match and clear <i>PB3 - OC2A</i> at BOTTOM	Set <i>PB3 - OC2A</i> on compare match when up-counting and clear <i>PB3 - OC2A</i> on compare match when down-counting

<i>WGM2[2:0]</i>	Mode of operation	TOP	TOV2 Flag set on
000	Normal	0xFF	MAX
001	PWM Phase Corrected	0xFF	BOTTOM
010	CTC	OCRA	MAX
011	Fast PWM	0xFF	MAX
101	PWM Phase Corrected	OCR2A	BOTTOM
111	Fast PWM	OCR2A	TOP

TCCR2B – Timer/Counter Control Register B

7	6	5	4	3	2	1	0
FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20

<i>CS2[2:0]</i>	Description(Prescalar)
000	No clock source(Timer/Counter Stopped)
001	$clk_{I/O}$ – no prescaling
010	$\frac{clk_{I/O}}{8}$
011	$\frac{clk_{I/O}}{64}$
100	$\frac{clk_{I/O}}{256}$
101	$\frac{clk_{I/O}}{1024}$
110	External clock source on <i>T2</i> pin. Clock on falling edge.
111	External clock source on <i>T2</i> pin. Clock on rising edge.

TIMSK2 – Timer/Counter Interrupt Mask Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE2B	OCIE2A	TOIE2

Enable interrupts for compare match between *TCNT2* and *OCR2A* or *TCNT2* and *OCR2B* or overflow in *TCNT2*.

TIFR2 – Timer/Counter 0 Interrupt Flag Register

7	6	5	4	3	2	1	0
-	-	-	-	-	OCIE2B	OCIE2A	TOIE2

FLag registers for interrupts on compare match between *TCNT2* and *OCR2A* or *TCNT2* and *OCR2B* or overflow in *TCNT2*.


7 Configuring the Timer/Counter

7.1 Normal Mode

7.1.1 As Timer

$$ON_TIME = \frac{max_count}{\frac{F_CPU}{PRESCALAR}}$$

- Depending on PRESCALAR value, we get different ON_TIME.
- First, **WGM2[2:0]** bits are configured as 000 for Normal Mode in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits are configured to make outputs **OC2A** and/or **OC2B** pins to do nothing, set, clear or toggle in **TCCR2A** register.
- Next, Interrupt is Enabled by **TOIE2** (overflow enable) in **TIMSK2** register.
- Finally, Timer is started by setting prescaler in **CS2[2:0]** bits as needed prescaler of **TCCR2B** register.
- Global Interrupt is enabled.
- A interrupt Service Routine for Timer2 overflow is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins **OC2A** and **OC2B** are made to toggle.



- The code can be seen below,

```
// Mode of operation to Normal Mode -- WGM2[2:0] === 000
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & ~(1<<0) & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* What to do when timer reaches the MAX(0xFF) value */
// toggle OC2A and OC2B on each time when reaches the MAX(0xFF)
// which is reflected in PB3 and PD3

// Output OC2A to toggle when reaches MAX -- COM2A[1:0] === 01
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<7);
TCCR2A = TCCR2A | (1<<6);

// Output OC2B to toggle when reaches MAX -- COM2B[1:0] === 01
// COM2B[1](bit7) from TCCR2A, COM2B[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<5);
TCCR2A = TCCR2A | (1<<4);

// Enable Interrupt of OVERFLOW flag so that interrupt can be generated
TIMSK2 = TIMSK2 | (1<<0);

// start timer by setting the clock prescaler
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8 -- CS2[2:0] === 010
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<1);
TCCR2B = TCCR2B & ~(1<<0) & ~(1<<2));

// enabling global interrupt
sei();
// SO ON TIME = max_count / (F_CPU / PRESCALAR)
```



```
// ON TIME = 0xFF / (16000000/8) = 128us
// since symmetric as toggling OFF TIME = 128us
// hence, we get a square wave of frequency 1 / 256us = 3.906kHz
```

```
ISR(TIMER2_OVF_vect)
{
    // do the thing when overflows.
}
```

7.1.2 Application I - Delay

```
/* TCNT2 starts from 0X00 goes upto 0XFF and restarts */
/* No possible use case as it just goes upto 0xFF and restarts */
// Mode of operation to Normal Mode -- WGM2[2:0] === 000
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & ~(1<<0) & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* What to do when timer reaches the MAX(0xFF) value */
// nothing should be done on OC2A for delay
// nothing -- COM2A[1:0] === 00
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<7);
TCCR2A = TCCR2A & ~(1<<6);

/* The delay possible = 0xFF / (F_CPU/prescalar) */
// lowest delay = 0xFF / (16000000 / 1) = 16us
// when prescalar == 8 --> delay = 0xFF / (16000000 / 8) = 128us
// when prescalar == 64 --> delay = 0xFF / (16000000 / 64) = 1.024ms
// when prescalar == 256 --> delay = 0xFF / (16000000 / 256) = 4.096ms
// highest delay possible = 0xFF / (16000000 / 1024) = 16.38ms

// start timer by setting the clock prescalar
// DIVIDE BY 8 use the same clock from I/O clock
// DIVIDE BY 8-- CS2[2:0] === 010
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B & ~(1<<0);
TCCR2B = TCCR2B | (1<<1);
TCCR2B = TCCR2B & ~(1<<2);

// actual delaying - wait until delay happens
while((TIFR2 & 0x01) == 0x00); // checking overflow flag when overflow happens
// clearing the overflow flag so that we can further utilize
TIFR2 = TIFR2 | 0x01;
```


7.2 CTC Mode

7.2.1 As Timer

$$ON_TIME = \frac{1+OCR2A}{\frac{F_{CPU}}{PRESCALAR}}$$

- Depending on **OCR2A** register and PRESCALAR value, we get different ON_TIME.
- First, **WGM2[2:0]** bits are configured as 010 for CTC Mode in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits are configured to make outputs **OC2A** and/or **OC2B** pins to do nothing, set, clear or toggle in **TCCR2A** register.
- Next, Interrupt is Enabled by **OCIE01A** (output compare on match on **OCR2A** register enable) in **TIMSK2** register.

- Finally, Timer is started by setting prescaler in **CS2[2:0]** bits as needed prescaler of **TCR2B** register.
- Global Interrupt is enabled.
- A interrupt Service Routine for TIMER2 Compare is Written.
- No need to clear the overflow flag as it is done by hardware.
- The timing when both pins **OC0n** are made to toggle.



- The code can be seen below,

```
// Mode of operation to CTC Mode -- WGM2[2:0] === 010
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & ~(1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* What to do when timer reaches the OCR2A */
// toggle OC2A on each time when reaches the OCR2A
// which is reflected in PB3
// Output OC2A to toggle when reaches MAX -- COM2A[1:0] === 01
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<7);
TCCR2A = TCCR2A | (1<<6);

// Output OC2B to toggle when reaches MAX -- COM2B[1:0] === 01
// COM2B[1](bit7) from TCCR2A, COM2B[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<5);
TCCR2A = TCCR2A | (1<<4);

// Enable Interrupt when counter matches OCR2A Register
// OCIE2A bit is enabled
TIMSK2 = TIMSK2 | (1<<1);

// setting the value till the counter should reach in OCR2A
// for toggling of OC2A pin
OCR2A = 0x32;

// start timer by setting the clock prescaler
// DIVIDE BY 8 from I/O clock
// DIVIDE BY 8 -- CS2[2:0] === 010
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<1);
TCCR2B = TCCR2B & (~(1<<0) & ~(1<<2));

// enabling global interrupt
sei();
// SO ON TIME = (1 + OCR2A) / (F_CPU / PRESCALAR)
// ON TIME = 0x32 / (16000000/8) = 25.5us
// since symmetric as toggling OFF TIME = 25.5us
// hence, we get a square wave of frequency 1 / 50us = 20kHz
```

```
ISR(TIMER2_COMPA_vect)
{
    // do the thing when compare match between TCNT2 matches OCR2A.
}
```

7.2.2 Application I - Delay in ms

```
// minimum delay being 4us -- choose like that
// use PRESCALAR OF 1 -- 3us - 16us -- usage 3us - 16us -- factor=0 -- CS2[2:0]=1
// use PRESCALAR OF 8 -- 3us - 128us -- usage 17us - 128us -- factor=3 -- CS2[2:0]=2
// use PRESCALAR OF 64 -- 4us - 1.024ms -- usage 129us - 1024us -- factor=6 -- CS2[2:0]=3
// use PRESCALAR OF 256 -- 16us - 4.096ms -- usage 1025us - 4096us -- factor=8 -- CS2[2:0]=4

// M0de of operation to ctc Mode -- WGM2[2:0] === 010
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A & ~(1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B & ~(1<<3);

while(delayInMs--)
{
    // for 1ms delay
    OCR2A = 249;
    // start timer by setting the clock prescalar
    // dived by 64 from I/O clock
    // CS2[2:0] === 011
    // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
    TCCR2B = TCCR2B | (1<<0);
    TCCR2B = TCCR2B | (1<<1);
    TCCR2B = TCCR2B & ~(1<<2);

    // actual delaying - wait until delay happens
    while((TIFR2 & 0x02) == 0x00); // checking OCFOA (compare match flag A) flag when match happens
    // clearing the compare match flag so that we can further utilize
    TIFR2 = TIFR2 | 0x02;
}
```

7.3 Fast PWM Mode


```
ISR(TIMER2_OVF_vect)
{
}
ISR(TIMER2_COMPA_vect)
{
}
ISR(TIMER2_COMPB_vect)
{
}
```

7.3.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by **OCR2A** and/or **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 011 for Fast PWM Mode with TOP at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits of **TCCR2A** register are configured to make outputs **OC2A** and/or **OC2B** pins to generate PWM by comparing between **OCR2A** and/or **OCR2B** respectively. That is for Non-Inverting, **COM2x[1:0]** is written 10.
- Next, the duty cycle value is loaded into **OCR2A** and/or **OCR2B** register for **OC2A** and/or **OC2B** pins.
- Also, the **OCIE2A** and/or **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescalar in **TCR2B** register.

- The timing for PWM on 10% duty cycle **OC2A** and 75% duty cycle **OC2B** pins are shown assuming .
 - 0x19 for OCR2A.
 - 0xC0 for OCR2B.



```
// Mode of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 011
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B & ~(1<<3);

// here we set COM2A[1:0] as 10 for non-inverting
// here we set COM2B[1:0] as 10 for non-inverting

// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A | (1<<7);
TCCR2A = TCCR2A & ~(1<<6);

// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A & ~(1<<4);

// Enable Interrupt when TCNO overflows TOP - here 0xFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1<<0);

/* we use OCF0A flag - which is set at every time TCNO reaches OCR2A
here we clear led(PC1), so that we obtain the PWM when TCNO reaches OCR2A*/
TIMSK2 = TIMSK2 | (1<<1);
/* we use OCF0B flag - which is set at every time TCNO reaches OCR2B
here we clear led(PC2), so that we obtain the PWM when TCNO reaches OCR2B*/
TIMSK2 = TIMSK2 | (1<<2);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(0xFF), we can choose OCR2A and OCR2B to any value below max(0xFF)
OCR2A = 0x19; // for 10% duty cycle
OCR2B = 0xC0; // for 75% duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);


//enabled global interrupt
sei();
```

7.3.2 Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by **OCR2A** and/or **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 011 for Fast PWM Mode with TOP at MAX in **TCCR2A** and **TCCR2B** registers.

- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits of **TCCR2A** register are configured to make outputs **OC2A** and/or **OC2B** pins to generate PWM by comparing between **OCR2A** and/or **OCR2B** respectively. That is for Inverting, **COM2x[1:0]** is written 11.
- Next, the duty cycle value is loaded into **OCR2A** and/or **OCR2B** register for **OC2A** and/or **OC2B** bits.
- Also, the **OCIE2A** and/or **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCCR2B** register.
- The timing for PWM on 10% duty cycle **OC2A** and 75% duty cycle **OC2B** pins are shown assuming .
 - 0x19 for OCR2A.
 - 0xC0 for OCR2B.



```
// Mode of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 011
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B & ~(1<<3);

// here we set COM2A[1:0] as 11 for inverting
// here we set COM2B[1:0] as 11 for inverting

// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A | (1<<7);
TCCR2A = TCCR2A | (1<<6);

// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A | (1<<4);

// Enable Interrupt when TCNO overflows TOP - here 0xFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1<<0);

/* we use OCF0A flag - which is set at every time TCNO reaches OCR2A
   here we clear led(PC1), so that we obtain the PWM when TCNO reaches OCR2A*/
TIMSK2 = TIMSK2 | (1<<1);
/* we use OCF0B flag - which is set at every time TCNO reaches OCR2B
   here we clear led(PC2), so that we obtain the PWM when TCNO reaches OCR2B*/
TIMSK2 = TIMSK2 | (1<<2);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(0xFF), we can choose OCR2A and OCR2B to any value below max(0xFFFF)
OCR2A = 0x19; // for 10% duty cycle
OCR2B = 0xC0; // for 75% duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
```


```
TCCR2B = TCCR2B & ~(1<<2);
```

```
//enabled global interrupt
sei();
```

7.3.3 Non-Inverting PWM with TOP at OCR2A

Frequency is chosen by **OCR2A** and Duty cycle by **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 111 for Fast PWM Mode with **OCR2A** at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2B[1:0]** bits of **TCCR2A** register are configured to make output **OC2B** pins to generate PWM by comparing between **TCNT2** and **OCR2B**. That is for Non-Inverting, **COM2B[1:0]** is written 10.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into **OCR2B** register for **OC2B** bits.
- Also, the **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCCR2B** register.
- The timing for PWM on 85% duty cycle(0x60) **OC2B** pins are shown assuming .
 - 0x70 for OCR2A.
 - 0x60 for OCR2B.



```
// Mode of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2B[1:0] as 10 for non-inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A & ~(1<<4);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cylc


// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);

//enabled global interrupt
sei();
```

7.3.4 Inverting PWM with TOP at OCR2A

Frequency is chosen by **OCR2A** and Duty cycle by **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 111 for Fast PWM Mode with **OCR2A** at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2B[1:0]** bits of **TCCR2A** register are configured to make output **OC2B** pins to generate PWM by comparing between **TCNT2** and **OCR2B**. That is for Inverting, **COM2B[1:0]** is written 11.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into **OCR2B** register for **OC2B** bits.
- Also, the **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCR2B** register.
- The timing for PWM on 85% duty cycle **OC2B** pins are shown assuming .
 - 0x70 for OCR2A.
 - 0x60 for OCR2B.



```
// Mode of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2B[1:0] as 11 for inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A | (1<<4);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);


//enabled global interrupt
sei();
```

7.3.5 Toggling mode square Wave

Frequency is chosen by **OCR2A** register.

- First, **WGM2[2:0]** bits are configured as 111 for Fast PWM Mode with OCR2A at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** bits of **TCCR2A** register are configured to make output **OC2A** pins to generate PWM by comparing between **OCR2A**. That is for Toggling square wave **COM2A[1:0]** is written 01.
- The frequency of duty cycle is loaded into **OCR2A** register.

- Also, the **OCIE2A** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCR2B** register.
- The timing for squared wave on **OC2A** pins are shown assuming.
 - 0x70 for OCR2A.



```
// M0de of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A | (1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2B[1:0] as 01 for toggling of OC2A
// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<7);
TCCR2A = TCCR2A | (1<<6);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequeuncy

// start the timer by selecting the prescalr
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);

//enabled global interrupt
sei();
```

7.3.6 Application I - PWM generation

```
void Timer2_FastPWMGeneration(uint32_t on_time_us, uint32_t off_time_us)
{
    uint32_t total_time = on_time_us + off_time_us;

    // M0de of operation to fast_pwm_top_max Mode -- WGM2[2:0] === 111
    // WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
    TCCR2A = TCCR2A | (1<<0);
    TCCR2A = TCCR2A | (1<<1);
    TCCR2B = TCCR2B | (1<<3);

    // which is reflected in PD3
    // COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
    TCCR2A = TCCR2A | (1<<5);
    TCCR2A = TCCR2A & ~(1<<4);

    if(total_time <=3)
    {
        // if total_time <= 3us -- so we stop clock

        OCR2A = 0;
        // start timer by setting the clock prescalr
    }
}
```



```

        // use the same clock from I/O clock
        // CS2[2:0] == 001
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((3 < total_time) && (total_time <= 16))
    {
        OCR2A = ((total_time * 16) >> 0) - 1;
        OCR2B = ((on_time_us * 16) >> 0) - 1;
        // start timer by setting the clock prescalar
        // use the same clock from I/O clock
        // CS2[2:0] == 001
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B | (1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((16 < total_time) && (total_time <= 128))
    {
        OCR2A = ((total_time * 16) >> 3) - 1;
        OCR2B = ((on_time_us * 16) >> 3) - 1;
        // start timer by setting the clock prescalar
        // dived by 8 from I/O clock
        // CS2[2:0] == 010
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B | (1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((128 < total_time) && (total_time <= 1024))
    {
        OCR2A = ((total_time * 16) >> 6) - 1;
        OCR2B = ((on_time_us * 16) >> 6) - 1;
        // start timer by setting the clock prescalar
        // dived by 64 from I/O clock
        // CS2[2:0] == 011
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B | (1<<0);
        TCCR2B = TCCR2B | (1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((1024 < total_time) && (total_time <= 4096))
    {
        OCR2A = ((total_time * 16) >> 8) - 1;
        OCR2B = ((on_time_us * 16) >> 8) - 1;
        // start timer by setting the clock prescalar
        // divide by 256 from I/O clock
        // CS2[2:0] == 100
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
        TCCR2B = TCCR2B | (1<<2);
    }
    else if(total_time > 4096)
    {
        // dont' cross more than 4.096ms
    }
}

void PWMGeneration(double duty_cycle_percent, uint32_t frequency)

```

```

{
    double total_time_us = (1000000.0/frequency);
    double on_time_us = (duty_cycle_percent/100.0) * total_time_us;
    if (on_time_us<1.0)
    {
        on_time_us = 1;
    }

    // max time = 4ms -- min frequency = 250 Hz
    // min time = 4us -- max frequency = 250000 = 250khz
    Timer2_FastPWMGeneration(on_time_us, total_time_us - on_time_us);
}

```

7.4 Phase Corrected PWM Mode

```


ISR(TIMER2_OVF_vect)
{
}
ISR(TIMER2_COMPA_vect)
{
}
ISR(TIMER2_COMPB_vect)
{
}

```

7.4.1 Non-Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by **OCR2A** and/or **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits of **TCCR2A** register are configured to make outputs **OC2A** and/or **OC2B** pins to generate PWM by comparing between **OCR2A** and/or **OCR2B** respectively. That is for Non-Inverting, **COM2x[1:0]** is written 10.
- Next, the duty cycle value is loaded into **OCR2A** and/or **OCR2B** register for **OC2A** and/or **OC2B** bits.
- Also, the **OCIE2A** and/or **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCCR2B** register.
- The timing for PWM on 10% duty cycle **OC2A** and 75% duty cycle **OC2B** pins are shown assuming .
 - 0x19 for OCR2A.
 - 0xC0 for OCR2B.



```

// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] == 001
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* in TIMER2_phase_pwm_top_max, only two possibilities are there for COM2B[1:0] and COM2A[1:0] i.e)
↪ 10(Inverting) and 11(Non-inverting) */

```

```

// here we set COM2A[1:0] as 10 for non-inverting
// here we set COM2B[1:0] as 10 for non-inverting

// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A | (1<<7);
TCCR2A = TCCR2A & ~(1<<6);

// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A & ~(1<<4);

/* we use overflow flag -- which is set at every time TCNO reaches TOP here 0xFF
here, we toggle an led(PC0) at every overflow interrupt - this led(PC0) would give the frequency
↪ of PWM being generated -- done by PINC = PINC | 0X01;
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 */
// Enable Interrupt when TCNO overflows TOP - here 0xFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1<<0);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(0xFF), we can choose OCR2A and OCR2B to any value below max(0xFFFF)
OCR2A = 0x19; // for 10% duty cycle
OCR2B = 0xC0; // for 75% duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] == 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);


//enabled global interrupt
sei();

```

7.4.2 Inverting PWM with TOP at MAX(0xFF)

Frequency is chosen by PRESCALAR and Duty cycle by **OCR2A** and/or **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 001 for Phase Corrected PWM Mode with TOP at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** and/or **COM2B[1:0]** bits of **TCCR2A** register are configured to make outputs **OC2A** and/or **OC2B** pins to generate PWM by comparing between **OCR2A** and/or **OCR2B** respectively. That is for Inverting, **COM2x[1:0]** is written 11.
- Next, the duty cycle value is loaded into **OCR2A** and/or **OCR2B** register for **OC2A** and/or **OC2B** bits.
- Also, the **OCIE2A** and/or **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCCR2B** register.
- The timing for PWM on 10% duty cycle **OC2A** and 75% duty cycle **OC2B** pins are shown assuming .
 - 0x19 for OCR2A.
 - 0xC0 for OCR2B.



```
// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] == 001
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<3);

/* in TIMER2_phase_pwm_top_max, only two possibilities are there for COM2B[1:0] and COM2A[1:0] i.e)
↳ 10(Inverting) and 11(Non-inverting) */

// here we set COM2A[1:0] as 11 for inverting
// here we set COM2B[1:0] as 11 for inverting

// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A | (1<<7);
TCCR2A = TCCR2A | (1<<6);

// which is reflected in PB35
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A | (1<<4);

/* we use overflow flag -- which is set at every time TCNO reaches TOP here 0xFF
here, we toggle an led(PC0) at every overflow interrupt - this led(PC0) would give the frequency
↳ of PWM being generated -- done by PINC = PINC | 0X01;
Also, we set the other leds(PC1 and PC2) so that they are make one when TCNO reaches 0x00 */
// Enable Interrupt when TCNO overflows TOP - here 0xFF
// TOV2 bit is enabled
TIMSK2 = TIMSK2 | (1<<0);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till max(0xFF), we can choose OCR2A and OCR2B to any value below max(0xFFFF)
OCR2A = 0x19; // for 10% duty cycle
OCR2B = 0xC0; // for 75% duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] == 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);


//enabled global interrupt
sei();
```

7.4.3 Non-Inverting PWM with TOP at OCR2A

Frequency is chosen by **OCR2A** and Duty cycle by **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2B[1:0]** bits of **TCCR2A** register are configured to make output **OC2B** pins to generate PWM by comparing between **OCR2B** respectively. That is for Non-Inverting, **COM2B[1:0]** is written 10.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into **OCR2B** register for **OC2B** bits.

- Also, the **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCR2B** register.
- The timing for PWM on 85% duty cycle(0x60) **OC2B** pins are shown assuming .
 - 0x70 for OCR2A.
 - 0x60 for OCR2B.



```
// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] == 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2A[1:0] as 10 for non-inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A & ~(1<<4);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cycle


// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] == 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);

//enabled global interrupt
sei();
```

7.4.4 Inverting PWM with TOP at OCR2A

Frequency is chosen by **OCR2A** and Duty cycle by **OCR2B** register.

- First, **WGM2[2:0]** bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2B[1:0]** bits of **TCCR2A** register are configured to make output **OC2B** pins to generate PWM by comparing between **OCR2B** respectively. That is for Inverting, **COM2B[1:0]** is written 11.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Next, the duty cycle value is loaded into **OCR2B** register for **OC2B** bits.
- Also, the **OCIE2B** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCR2B** register.
- The timing for PWM on 85% duty cycle(0x60) **OC2B** pins are shown assuming .
 - 0x70 for OCR2A.
 - 0x60 for OCR2B.



```
// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] == 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2A[1:0] as 11 for inverting
// which is reflected in PD3
// COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
TCCR2A = TCCR2A | (1<<5);
TCCR2A = TCCR2A | (1<<4);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency
OCR2B = 0x60; // for pwm duty cycle

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] == 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);


//enabled global interrupt
sei();
```

7.4.5 Toggling mode square Wave

Frequency is chosen by **OCR2A** register.

- First, **WGM2[2:0]** bits are configured as 101 for Phase Corrected PWM Mode with OCR2A at MAX in **TCCR2A** and **TCCR2B** registers.
- Next, **COM2A[1:0]** bits of **TCCR2A** register are configured to make output **OC2A** pins to generate PWM by comparing between **OCR2A**. That is for Toggling square wave **COM2A[1:0]** is written 01.
- The frequency of duty cycle is loaded into **OCR2A** register.
- Also, the **OCIE2A** bits of **TIMSK2** register are enabled for Output Compare Interrupts if needed.
- The interrupt Service routine is written if needed for compare match.
- Finally, Timer is started by setting **CS2[2:0]** bit as needed prescaler in **TCCR2B** register.
- The timing for squared wave on **OC2A** pins are shown assuming.

– 0x70 for OCR2A.



```
// Mode of operation to phase_corrected_pwm_top_max Mode -- WGM2[2:0] == 101
// WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
TCCR2A = TCCR2A | (1<<0);
TCCR2A = TCCR2A & ~(1<<1);
TCCR2B = TCCR2B | (1<<3);

// here we set COM2B[1:0] as 01 for toggling of OC2A
```

```

// which is reflected in PB3
// COM2A[1](bit7) from TCCR2A, COM2A[0](bit6) from TCCR2A
TCCR2A = TCCR2A & ~(1<<7);
TCCR2A = TCCR2A | (1<<6);

// Next we set values for OCR2A and OCR2B
// Since, TCNT2 goes till OCR2A, we can choose OCR2B to any value below OCR2A
OCR2A = 0x70; // for frequency

// start the timer by selecting the prescaler
// use the same clock from I/O clock
// CS2[2:0] === 001
// CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
TCCR2B = TCCR2B | (1<<0);
TCCR2B = TCCR2B & ~(1<<1);
TCCR2B = TCCR2B & ~(1<<2);

//enabled global interrupt
sei();

```

7.4.6 Application I - PWM generation

```

void Timer2_PhaseCorrectedPWMGeneration(uint32_t On_time_us, uint32_t Off_time_us)
{
    // Since, it is dual slope, the time would be doubled for one cycle, so we divide by 2
    uint32_t total_time = (On_time_us>>1) + (Off_time_us>>1);
    uint32_t on_time_us = On_time_us >> 1;

    // Mode of operation to phase_corrected_phase_top_max Mode -- WGM2[2:0] === 101
    // WGM2[2](bit3) from TCCR2B, WGM2[1](bit1) from TCCR2A, WGM2[0](bit0) from TCCR2A
    TCCR2A = TCCR2A | (1<<0);
    TCCR2A = TCCR2A & ~(1<<1);
    TCCR2B = TCCR2B | (1<<3);

    // which is reflected in PD3
    // COM2B[1](bit5) from TCCR2A, COM2B[0](bit4) from TCCR2A
    TCCR2A = TCCR2A | (1<<5);
    TCCR2A = TCCR2A & ~(1<<4);

    if(total_time <=3)
    {
        // if total_time <= 3us -- so we stop clock

        OCR2A = 0;
        // start timer by setting the clock prescaler
        // use the same clock from I/O clock
        // CS2[2:0] === 001
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((3 < total_time) && (total_time <= 16))
    {
        OCR2A = ((total_time * 16) >> 0) - 1;
        OCR2B = ((on_time_us * 16) >> 0) - 1;
        // start timer by setting the clock prescaler
        // use the same clock from I/O clock
        // CS2[2:0] === 001
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B | (1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
    }
}

```

```

        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((16 < total_time) && (total_time <= 128))
    {
        OCR2A = ((total_time * 16) >> 3) - 1;
        OCR2B = ((on_time_us * 16) >> 3) - 1;
        // start timer by setting the clock prescalar
        // dived by 8 from I/O clock
        // CS2[2:0] == 010
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B | (1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }
    else if((128 < total_time) && (total_time <= 1024))
    {
        OCR2A = ((total_time * 16) >> 6) - 1;
        OCR2B = ((on_time_us * 16) >> 6) - 1;
        // start timer by setting the clock prescalar
        // dived by 64 from I/O clock
        // CS2[2:0] == 011
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B | (1<<0);
        TCCR2B = TCCR2B | (1<<1);
        TCCR2B = TCCR2B & ~(1<<2);
    }

    }
    else if((1024 < total_time) && (total_time <= 4096))
    {
        OCR2A = ((total_time * 16) >> 8) - 1;
        OCR2B = ((on_time_us * 16) >> 8) - 1;
        // start timer by setting the clock prescalar
        // divide by 256 from I/O clock
        // CS2[2:0] == 100
        // CS2[2](bit2) from TCCR2B, CS2[1](bit1) from TCCR2B, CS2[0](bit0) from TCCR2B
        TCCR2B = TCCR2B & ~(1<<0);
        TCCR2B = TCCR2B & ~(1<<1);
        TCCR2B = TCCR2B | (1<<2);
    }

    }
    else if(total_time > 4096)
    {
        // dont' cross more than 4.096ms
    }
}

void PWMGeneration(double duty_cycle_percent, uint32_t frequency)
{
    double total_time_us = (1000000.0/frequency);
    double on_time_us = (duty_cycle_percent/100.0) * total_time_us;
    if (on_time_us<1.0)
    {
        on_time_us = 1;
    }

    // max time = 8ms -- min frequency = 125 Hz
    // min time = 8us -- max frequency = 250000 = 125khz
    Timer2_PhaseCorrectedPWMGeneration(on_time_us, total_time_us - on_time_us);
}

```