50.002 COMPUTATIONAL STRUCTURES

INFORMATION SYSTEMS TECHNOLOGY AND DESIGN

Problem Set 4

1 Warm Up – Combinational Circuit

Consider the following circuit that implements the 2-input function $H(A,B)$:



Figure 1

1. Give the truth table for H.Give a sum-of-products expression that corresponds to your truth table.

   Solution:

   We begin by finding the expression of the topmost two circuits:, and applying de Morgan's law:

   $$\overline{A+\overline{B}} = \overline{A}B \tag{1}$$

   Then find the expression of the next pair, which is AB. We combine this with the above using a NOR gate and reduce the result,

   $$\overline{\overline{A}B + AB} = \overline{B} \tag{2}$$

A	B	H
0	0	1
0	1	1
1	0	0
1	1	1

Table 1

Finally, we find the expression for the bottom two pairs, which is simply $A + B$. Combine this with the above expression, we reduce and apply de Morgan's law:

$$\overline{(A+B)\overline{B}} = \overline{A\overline{B} + B\overline{B}} = \overline{A\overline{B}} = \overline{A} + B \tag{3}$$

2. Using the information below, what are the t_{cd} and t_{pd} of the circuit?

```
A   B   C  |  F
========|===
0   0   0  |  1
0   0   1  |  0
0   1   0  |  0
0   1   1  |  1
1   0   0  |  1
1   0   1  |  1
1   1   0  |  0
1   1   1  |  1
```

Figure 2

Solution:
The contamination delay is the shortest path: NR2 + NR2 + ND2 = 5 + 5 + 5 = 15ps. The propagation delay is the longest path: AN2 + NR2 + ND2 = 50 + 30 + 30 = 110ps.

2 Warm Up – Boolean Algebra

Given the following truth table,
Choose all the correct Boolean expression of this circuit:

(a) $OUT = \bar{C} + \bar{B}$

(b) $OUT = \bar{A} \cdot \bar{B} + A \cdot \bar{B} + B \cdot \bar{C}$

(c) $OUT = \bar{A} \cdot \bar{C} + A \cdot B \cdot \bar{C} + \bar{B}$

A	B	C	OUT
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Table 2

(d) $OUT = \bar{A} \cdot B + A \cdot B \cdot \bar{C} + \bar{B}$

Solution:
(a), (b), and (c) are all equivalent and represents the truth table. *Hint: express the table in terms of sum of products first and simplify the expression.*

3 Warm up – Reading ROM



Figure 3

What is the the sum-of-products for the following ROM (Read Only Memory)?

Solution:
$Y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + AB\bar{C}$. This expression can be computed easily after you create a truth table first out of the ROM.

4 Half-Adder Implemented as ROM



Figure 4

Take a look at the figure above. Which of the above ROM represents the functionality of a half adder?

Solution:

ROM [3] represents half-adder functionality. Y's output shows a XOR(A,B) while Z's output shows an AND(A,B). Hence this make Y to be the SUM output and Z to be the CARRY output.

5 CMOS Gate Analysis

The following diagram shows a schematic for the pulldown circuitry for a particular CMOS gate:



Figure 5

1. What is the correct schematic for the pullup circuitry?
   Solution:
   The output for the pullup circuitry is the inversion of the output of the pull-down circuitry, $\overline{(A+B)C+D} = (\overline{A}\,\overline{B}+\overline{C})\overline{D}$. The plot is located at the first diagram on the next page.



Figure 6

2. Assuming the pullup circuitry is designed correctly, what is the logic function implemented this gate?

   Solution:
   The output for the gate is the output of the pullup circuitry above: $\overline{(A+B)C+D}$.

3. Assuming the pullup circuitry is designed correctly, when the output of the CMOS gate above is a logic ”0”, in the steady state what would we expect the

voltage of the output terminal to be? What would be the voltage if the output were a logic "1"?

Solution:
The voltage of the output terminal at "0" steady state is 0 (GND). The voltage of the output terminal at "1" steady state is VDD's voltage.

6 Simplifying a Rather Complicated Boolean Expression

Simplify the following expression:

$$Y = AB\bar{C}\bar{D} + AB\bar{C}D + \bar{A}\bar{B}CD + \bar{A}BCD + ABCD + A\bar{B}CD + \bar{A}\bar{B}C\bar{D} + ABC\bar{D} + A\bar{B}C\bar{D}.$$

Solution:
The final simplified form is $Y = AB + CD + \bar{B}C$. The steps are as follows:

$$\begin{aligned}
Y &= AB\bar{C}\bar{D} + AB\bar{C}D + \bar{A}\bar{B}CD + \bar{A}BCD + ABCD \\
&\quad + A\bar{B}CD + \bar{A}\bar{B}C\bar{D} + ABC\bar{D} + A\bar{B}C\bar{D} \\
&= AB\bar{C} + \bar{A}CD + ACD + \bar{B}CD + ABC\bar{D} \\
&= CD + AB\bar{C} + \bar{B}CD + ABC\bar{D} \\
&= C(D + \bar{B}\bar{D}) + AB(\bar{C} + C\bar{D}) \\
&= C(D + \bar{B}) + AB(\bar{C} + \bar{D}) \\
&= CD + C\bar{B} + AB(\overline{CD}) \\
&= CD + C\bar{B} + AB
\end{aligned}$$

7 CMOS Gate Design

Anna Logue, a circuit designer who missed several early 6.004 lectures, is struggling to design her first CMOS logic gate. She has implemented the following circuit: Anna has fabricated 100 test chips containing this circuit, and has a simple testing circuit which allows her to try out her proposed gate statically for various combinations of the A and B inputs. She has burned out 97 of her chips, and needs your help before destroying the remaining three. She is certain she is applying only valid input voltages, and expects to find a valid output at terminal C. Anna also keeps noticing a very faint smell of smoke.

1. What is burning out Anna's test chips? Give a specific scenario, including input values together with a description of the failure scenario. For what input combinations will this failure occur?



Figure 7

Solution:
When $A = 0, B = 1$ or $A = 1, B = 0$, then there's an open connection between VDD and GND. This caused the gate to short circuit, and hence its burning out.

2. Are there input combinations for which Anna can expect a valid output at C? Explain.
   Solution:
   Yes, when $A = 1, B = 1$ then $C = 0$, or $A = 0, B = 0$, then $C = 1$. This is when the pullup and pulldown circuit aren't both ON at the same time.

3. One of Anna's test chips has failed by burning out the pullup connected to A as well as the pulldown connected to B. Each of the burned out FETs appears as an open circuit, but the rest of the circuit remains functional. Can the resulting circuit be used as a combinational device whose two inputs are A and B? Explain its behavior for each combination of valid inputs.

   Solution:
   No. When $A = 1, B = 0$, the circuit will burn out again, since the pullup and pulldown will be active, thus burning out the circuit. Also, the output is not defined when $A = 0, B = 1$, since neither the pullup or pulldown are active.

4. In order to salvage her remaining two chips, Anna connects the A and B inputs of each and tries to use it as a single-input gate. Can the result be used as a single-input combinational device? Explain.

   Solution:

Yes. It exhibits the behavior of an inverter, i.e: A and B are connected to the same V_{IN}.

8 Sum Of Products

A certain function F has the following truth table:

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Figure 8

Answer the following questions based on the truth table:

1. Write a sum-of-products expression for F

   Solution:
   $\overline{A}\,\overline{B}\,\overline{C} + \overline{A}BC + A\overline{B}\,\overline{C} + A\overline{B}C + ABC$.

2. Write a minimal sum-of-products expression for F. Show a combinational circuit that implements F using only INV and NAND gates.
   Solution:
   The minimal sum of products is : $\overline{B}A + \overline{B}\,\overline{C} + BC$. You can draw a combinational circuit of this by adding OR gate for every $+$, inverter, and AND gate for every pair of input in the minimal sum of products.

3. Implement F using one 4-input MUX and inverter.

   Solution:
   If we use A and B as the select inputs for the MUX then the four data inputs of the MUX should be tied to one of ”0” (ground), ”1” (Vdd), ”C” or ”not C”. For this function the following is the correct schematic. Note that by changing the connections on the data inputs we could implement any function of A, B and C.

4. Write a minimal sum-of-products expression for NOT(F).
   Solution:



Figure 9

We can just write equations for patches that cover the '0's in the table above, and then reduce the expression into: $\overline{F} = B\overline{C} + \overline{A}\ \overline{B}C$

9 Gates and Boolean Equations

For the questions below, refer to the figure:



Figure 10

1. Show the Boolean equation for the function F described by the circuit on the left.
   Solution:
   $\overline{A}B + A\overline{C}D + A\overline{B}C$

2. Consider the circuit shown on the right. Each of the control inputs, C_0 through C_3, must be tied to a constant, either 0 or 1. What are the values of C_0 through C_3 that would cause F to be the *exclusive* OR (XOR) of A and B?

   Solution:

The truth table for A XOR B is: $A = 0, B = 0, F = 0$, $A = 0, B = 1, F = 1$, $A = 1, B = 0, F = 1$, $A = 1, B = 1, F = 0$. In class, we know that XOR is equivalent to $A\overline{B} + \overline{A}B$. Since all the gates in the first column of the circuit on the right is an AND, setting any C_i coefficient to 0 'disables' the gate, i.e: produces a zero. Hence, we can set C_1=1 and $C_2 = 1$ to follow the aforementioned boolean expression for XOR gate, and set C_0 and C_3 to zero to disable the rest if the AND gates.

3. Can any arbitrary Boolean function of A and B be realized through appropriate wiring of the control signals C0 through C3?
   Solution:
   Yes, the circuit on the right represents the sum of products, which can realise any boolean function, but it is not necessarily the smallest or the most efficient to build.

4. Give a sum-of-products expression for each of the following circuits:



Figure 11

Solution:

(a) $F = \overline{\overline{\overline{A}B} \cdot \overline{C}B} = \overline{A}B + \overline{\overline{C}B} = \overline{A}B + \overline{B} + C$

(b) $F = \overline{(A + \overline{C})(B + \overline{C})} = \overline{(A + \overline{C})} + \overline{(B + \overline{C})} = \overline{A}C + \overline{B}C$

(c) $F = \overline{A + \overline{C} + \overline{B} + C} = \overline{A}C + B\overline{C}$

(d) $F = \overline{A}B + A\overline{C}D + A\overline{B}C$

(e) $F = \overline{A}\ \overline{D} + BC + B\overline{D}$

A	B	C	$F(A,B,C)$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

A	B	C	$G(A,B,C)$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Figure 12

5. Give a canonical sum-of-products expression for the Boolean function described by each truth table shown in Fig. 10.

   Solution:
   The canonical sum-of-products expression only take into account the rows where F is 1. So for the table on the left,

   $$\overline{A}\,\overline{B}\,\overline{C} + A\overline{B}\,\overline{C} + A\overline{B}C + ABC \tag{4}$$

   For the table on the right,

   $$\overline{A}BC + A\overline{B}C + AB\overline{C} + ABC \tag{5}$$

6. We've seen that there are a total of sixteen 2-input Boolean functions: AND, OR, XOR, NOR, etc. How many 5-input Boolean functions are there?

   Solution:
   There will be 2^{2^5} 5-input boolean functions.

10 Reading Karnaugh's Map

Given the following Karnaugh's Map, write the **simplified** boolean equation.

	$\bar{A}\,\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}\bar{D}$	1	0	0	1
$C\bar{D}$	1	0	0	1
CD	0	0	1	1
$\bar{C}D$	1	0	1	1

Table 3

Solution:
$AD + \bar{B}\bar{C} + \bar{B}\bar{D}$, obtained from "three" boxes: on the lower right corner (row 3 and 4, with column 3 and 4), on the sides (row 1 and 2, with column 1 and 4), and on the four corners (row 1 col 1, and row 1 col 4, and row 4 col 1, and row 4 col 4).

11 Universal Gates

Use NAND gates to redraw the circuit. Use as few NAND gates as possible.



Figure 13

Solution:



Figure 14

12 Challenge – FPGA

The Xilinx 4000 series field-programmable gate array (FPGA) can be programmed to emulate a circuit made up of many thousands of gates; for example, the XC4025E can emulate circuits with up to 25,000 gates. The heart of the FPGA architecture is a configurable logic block (CLB) which has a combinational logic subsection with the following circuit diagram:



Figure 15

There are two 4-input function generators and one 3-input function generator, each capable of implementing an arbitrary Boolean function of its inputs. The function generators are actually small 16-by-1 and 8-by-1 memories that are used as lookup tables; when the Xilinx device is ”programmed” these memories are filled with the appropriate values so that each generator produces the desired outputs. The multiplexer select signals (labeled ”Mx” in the diagram) are also set by the programming process to configure the CLB. After programming, these Mx signals remain constant during CLB operation. The following is a list of the possible configurations. For each configuration indicate how each the control signals should be programmed, which of the input lines (C1-C4, F1-F4, and G1-G4) are used, and what output lines (X, Y, or Z) the result(s) appear on.

1. An arbitrary function F of up to four input variables, plus another arbitrary

function G of up to four unrelated input variables, plus a third arbitrary function H of up to three unrelated input variables.

Solution:
Let X = F(F1, F2, F3, F4), Z = G(G1, G2, G3, G4), Y = H(C1, C2, C3). The necessary control signals are:

(a) MA = 1

(b) MB = 1

(c) MC = 0 (select C1)

(d) MD = 1 (select C2)

(e) ME = 2 (select C3)

2. An arbitrary single function of five variables.

Solution:
Let Y = F(A1, A2, A3, A4, A5). This can be implemented using both 4-input logic functions, and selecting between the two outputs with the 3-input logic function.

(a) Z=f(A1, A2, A3, A4, 0),

(b) X=f(A1, A2, A3, A4, 1),

(c) Y= Z if A5=0, else Y=X

So Z is calculating F for the case when A5 = 0, X is calculating F for the case when A5 = 1, and Y is selecting between X and Z with a multiplexer function. A1-A4 represents F1-F4 and G1-G4 (they're connected to the same 4 inputs) and A5 represents C1. The necessary control signals are:

(a) MA = 0

(b) MB = 0

(c) MC = X (value doesn't matter)

(d) MD = X (value doesn't matter)

(e) ME = 0 (select C1)

3. An arbitrary function of four variables together with some functions of six variables. Characterize the functions of six variables that can be implemented.

Solution:
Let Z = G(G1, G2, G3, G4) : any function of 4 variables.

(a) X = F(F1, F2, F3, F4)

(b) Y = H(C1, C2, X) = H(C1, C2, F(F1, F2, F3, F4))

The functions of six variables which can be implemented (along with the 4-variable function) are all those functions that can be re-written as a function of 3 variables. The inputs to this function of three variables must be 2 of the original variables and some function of the remaining four variables. The necessary control signals are:

(a) MA = 0

(b) MB = 1

(c) MC = X (value doesn't matter)

(d) MD = 0 (select C1)

(e) ME = 1 (select C2)

4. Some functions of up to nine variables. Characterize the functions of up to nine variables that can be implemented.

Solution:
Let:

(a) X = F(F1, F2, F3, F4)

(b) Z = G(G1, G2, G3, G4)

(c) Y = H(C1, X, Z) = H(C1, F(F1, F2, F3, F4), G(G1, G2, G3, G4))

The functions of nine variables that can be implemented are all those functions that can be re-written as a function of 3 variables. The inputs to this three-variable function will be one of the original variables, plus two separate functions of 4 variables (these two 4-variable functions will have the remaining 8 original variables as inputs).

(a) MA = 0

(b) MB = 0

(c) MC = X (value doesn't matter)

(d) MD = X (value doesn't matter)

(e) ME = 0 (select C1)

5. (Optional challenge) Can every function of six inputs be implemented? If so, explain how. If not, give a 6-input function and explain why it can't be implemented in the CLB.

Solution:

The functions of 6 variables which we can implement must be of the form:

$$Y = y(C1, C2, f(F1, F2, F3, F4))$$

or of the form:

$$Y = y(C1, f(F1, F2, F3, F4), g(G1, G2, G3, G4))$$

(this second function will have some overlap between C1, F1-4, and G1-4; some variables will be connected to multiple inputs) Essentially, the functions we are able to implement are only those for which we can factor a set of 4 variables out of the equation. For example, the following function cannot be implemented by the CLB:

$$Y = A1A2A3A4A5 + A1A2A3A4A6 + A1A2A3A5A6 + A1A2A4A5A6 +$$

$$A1A3A4A5A6 + A2A3A4A5A6$$

This function cannot be broken down into either of the forms mentioned above.