
## <u>Problem 1.</u> Consider the following diagram of a simple sequential circuit:



flops. Timing parameters for each component are as noted.

tclk≥ tpo.RI +po.CC2 ftc.P2


Write the timing specifications (tS, tH, tCD, tPD, tCLK) for the system as a whole using the timing specifications for the internal components that are given in the figure.

=11

B. Suppose you had available a faster version of CL2 having a propagation delay of 3 and a contamination delay of zero. Could you substitute the faster CL2 for the one shown in the diagram? Explain.

<u>Problem 2.</u> The following circuit diagram implements a sequential circuit with two state bits, S0

to p1 = 1. to - CL2 = 0 after CLK change, Bz input holds Is but tH=25



A. What is the smallest clock period for which the circuit still operates correctly?

data ready (tpo. PFI + to in+ tpo. i)+ts

B. A sharp-eyed student suggests optimizing the circuit by removing the pair of inverters and connecting the Q output of the left register directly to the D input of the right register. If the clock period could be adjusted appropriately, would the optimized circuit operate correctly? If yes, explain the adjustment to the clock period that would be needed.

= 6ns+ 3ns

C. When the RESET signal is set to "1" for several cycles, what values are \$\frac{S0}{O}\$ and \$\frac{S1}{O}\$ set to?

=9ns

Assuming the RESET signal has been set to "0" and will stay that way, what is the state

following S0=1 and S1=1?  $S_0=1 \rightarrow D_{FP}=0$   $S_0=1$ Now suppose there is *skew* in the CLK signal such that the rising edge of CLK always smallest clock period for which the circuit still operates correctly? arrives at the left register exactly 1ns before it arrives at the right register. What is the

No. tco. FFI = Ons but th FFZ=Ins no way to hold Devalid

8nc

data ready FFZ CLKAR-(after CLK.FFI) 9ns CKFFZ Ly CLKFF? at least 9ns

data ready FFI >9 tpb FFz + tpo norz + ts FFI = 2+2+3=7ns GCLK FFI(2) at least 7ns after CLKFF2(1)