



# Introducing Cray OpenSHMEMX

A Modular Multi-Communication Layer OpenSHMEM  
Implementation

**Naveen Namashivayam, Bob Cernohous, Dan Pou,  
and Mark Pagel**

---

COMPUTE

| STORE

| ANALYZE

# Overview



- **Cray supports two different proprietary OpenSHMEM implementations**
  - Cray SHMEM – current production-ready library
  - Cray OpenSHMEMX – early evaluation library
- **Cray OpenSHMEMX will supersede Cray SHMEM on future generation Cray systems**
- **In this presentation:**
  - Discuss on the need for a new OpenSHMEM implementation
  - Introduce Cray OpenSHMEMX
  - Overview on the design and performance impact comparing against Cray SHMEM



# Cray SHMEM Background

- **Current generation production-ready proprietary implementation**
- **Highly optimized and tuned for Cray XC, Cray XK, and Urika-GX systems**
- **Implemented over DMAPP**
  - Underlying communication layer
  - Tightly coupled design
  - Can be considered as thin-wrapper over DMAPP
- **Supports Cray-developed Aries and Gemini Interconnects**
- **Supports x86\_64 processors – Intel Xeon and Intel Xeon Phi**
- **Uses Cray PMI for process management**

# Need for a New OpenSHMEM Implementation




- **Future system architectures from Cray for Exascale scalable systems and beyond**
  - Support multiple processor architectures and accelerators
    - x86\_64, AArch64, GPU
  - Use different interconnects
    - Both Cray proprietary and other vendor interconnects
  - Diversify the application usage models
    - For example: Support for Multiple Application Per Node (MAPN) without networking
    - Cray SHMEM has a restriction on the maximum number of PPN – ~120 PEs
    - This restriction is extended even for single-node jobs – because of DMAPP registration at initialization

# Cray OpenSHMEMX Design Overview



Core Library



- We use **SMP-DMAPP** transport layer for this work
  - On-node data transfer handled by XPMEM
  - Off-node data transfer handled by DMAPP

COMPUTE

STORE

ANALYZE

# Feature Comparison



Library Features	Cray SHMEM 7.7.0	Cray OpenSHMEMX 8.0.1
<b>OpenSHMEM (OSH) Compliance</b>	OpenSHMEM 1.3	OpenSHMEM 1.4
- OSH 1.4 Contexts and Sync	✗	✓
- OSH 1.4 Extended Typed RMA and AMO	✓	✓
- OSH 1.4 <i>shmem_test ()</i> and <i>shmem_calloc ()</i>	✓	✓
- OSH 1.4 Bitwise AMOs	✓	✓
<b>Cray specific Teams and Team-based Collectives</b>	✓	✓
<b>Cray specific Thread-hot multithreading features</b>	✓	✓
<b>Cray specific Symmetric Memory Partitions</b>	✓	Future
<b>Cray specific Non-blocking AMOs</b>	✓	Future
<b>Cray specific Put-with-Signal operations</b>	✓	✓
<b>Cray specific Alltoallv and Alltoallv_packed</b>	✓	✓
<b>Cray specific Local-node Queries</b>	✓	✓
<b>Cray specific Fortran 2008 Bind(C) Wrapper</b>	✗	Future


# Performance Regression Analysis




Component Name	Version Details
GCC Compiler	7.3.0
Cray SHMEM	7.7.0
Cray OpenSHMEMX	8.0.1
DMAPP	7.1.1
Cray Linux Environment (CLE)	CLE 6.0 update 06

- Compared the performance of Cray SHMEM against Cray OpenSHMEMX using OSU Microbenchmarks
- Tested on two different processors – Intel Xeon (Broadwell) and Intel Xeon Phi (KNL)
- We report the performance analysis only on Non-blocking Put
- Similar analysis were performed on other SHMEM operations

# Inter-node NBI Put on Intel BDW – 2 Nodes



1 PPN




32 PPN


- No Change in performance – within 3% variation
- Small Message Sizes less than 1024 bytes



# Inter-node NBI Put on Intel KNL – 2 Nodes




1 PPN



32 PPN

- No Change in performance for 1PPN tests – within 3% variation
- Performance in Cray OpenSHMEMX improved by 16% for 32 PPN tests
- For small message sizes less than 1024 bytes

# NBI Put Code Path



- **Cray SHMEM:**
  - Different variants of the put operation targets the same internal put function
  - Multiple decision branches and unnecessary execution
- **Inference:1 Reach the main data transfer operation with few instructions**
- **Inference:2 Even try to support separate performance and debug builds**

# Overview of Selected Features and Enhancements



- **Detailed discussion on implementation of few important OpenSHMEM and Cray specific features in Cray OpenSHMEMX**
  - Supported Processor Architectures
  - Interoperability between OpenSHMEM Contexts and Cray Thread-hot
  - Support for Put-with-signal Operations


# Supported Processor Architectures




Processor Type	Cray SHMEM	Cray OpenSHMEMX
Intel Xeon (x86_64)	✓	✓
Intel Xeon Phi (x86_64)	✓	✓
Cavium Thunder X2 (AArch64)	✗	✓

- Added support for Cavium Thunder X2
- System specific components are restricted to the UTILS layer
- On-node processor specific optimizations like optimized memcpy, on-node strided data transfers are added as part of the UTILS layer

# Intra-node NBI Put on Intel KNL – 1 Node



2 PPN



68 PPN

- On-average 20% improved performance on using optimized memcpy compared against system memcpy for small data sizes less than 1024 bytes
- Enabled optimized memcpy as default in Cray OpenSHMEMX

# Interoperability between OpenSHMEM Contexts (CTX) and Cray Thread-hot (THS)

- **OpenSHMEM CTX – feature added in OpenSHMEM specification 1.4**
  - Multiple independent streams of communication within the same application
  - Provide opportunities for thread isolation by eliminating synchronization overhead on multithreaded application
- **Cray Thread-hot – Cray specific feature available in Cray SHMEM for a long time**
  - Similar functionality as CTX for multithreading but implicit resource management
  - Works with pthreads-based threading models
  - *[shmemx\\_thread\\_register \(\)](#)* and *[shmemx\\_thread\\_unregister \(\)](#)*
- **Current design in Cray OpenSHMEM**
  - Allows Interoperability between CTX and THS
  - Divide network resources (FMA) uniformly across all the PEs sharing the same node
  - Pre-initialize all the network resource available per PE during *[shmem\\_init\\_thread \(\)](#)*



# Multithreading without CTX or THS

- Consider if each PE in the job has 8 resource and application doesn't make use of either CTX or THS feature
- RMA and AMO events initiated by all threads is still thread-safe
- All communication events use the same default network resource
- Events are serialized through locks

0	1	2	3	4	5	6	7
0	1	2	3	4	5	6	7

```
shmem_thread_init (SHMEM_THREAD_MULTIPLE, &avail);  
# pragma omp parallel  
{  
    shmem_int_put (dst, src, nelems, pe);  
}
```



# Multithreading with Explicit CTX Creation

- Expanding example from previous slide
- CTX1 is a shareable context
- CTX is a context with SHMEM\_CTX\_PRIVATE private
  - Context creation with SHMEM\_CTX\_PRIVATE fails if there are no private resource

0	1	2	3	4	5	6	7
0	1	2	3	4	5	6	7

```
shmem_thread_init (SHMEM_THREAD_MULTIPLE, &avail);
shmem_ctx_t ctx1;
shmem_ctx_create (0, &ctx1);
#pragma omp parallel num_threads(4)
{
    shmem_ctx_t ctx;
    shmem_ctx_create (SHMEM_CTX_PRIVATE, &ctx);
}
```



# Multithreading with both Explicit CTX Creation and Cray-specific THS registration



- Modifying the example from previous slide
- CTX1 is a shareable context
- Instead of creating CTX with SHMEM\_CTX\_PRIVATE property
  - Perform thread registrations on all the threads
  - In this example, 10 threads share 7 resources including CTX1 resource


0	1	2	3	4	5	6	7
0	1	2	3	4	5	6	7

```
shmem_thread_init (SHMEM_THREAD_MULTIPLE, &avail);  
shmem_ctx_t ctx1;  
shmem_ctx_create (0, &ctx1);  
# pragma omp parallel num_threads(10)  
{  
    shmemx_thread_register ();  
}
```


# Performance of CTX compared against THS



- Modified OSU Microbenchmarks and converted it to use CTX and THS
- Intel BDW – 2 Nodes with 1 PPN



OpenSHMEM CTX Message Rate



OpenSHMEM THS Message Rate

# Inference from CTX and THS Resource Sharing Mechanisms




- **Though resources can be shared between CTX and THS – it becomes complicated**
  - When the number of CTX created or threads registered >> actual available resource
  - Initializing the right amount of resource at `shmem_init ()` impacts overall performance
  - Impacts the memory ordering semantics
    - `shmem_quiet ()`
    - `shmem_ctx_quiet ()`
    - `shmemx_thread_quiet ()`
    - As per OpenSHMEM `shmem_quiet ()` ensures delivery only the default context
    - Modified the semantics to quiet both the default context and any registered thread

```
shmem_thread_init (SHMEM_THREAD_MULTIPLE, &avail);
shmem_quiet ();
#pragma omp parallel
{
    shmemx_thread_register ();
}
shmem_quiet ();
#pragma omp parallel
{
    shmemx_thread_unregister ();
}
shmem_quiet ();
shmem_finalize ();
```

# SHMEM\_MAX\_CTX Environment Variable

- Knowing the number of Contexts at initialization improves performance
- SHMEM\_MAX\_CTX is different from SHMEM\_MAX\_THREADS environment variable
- For example – it helps in setting the correct DLA credits during initialization based on the SHMEM\_MAX\_CTX value
- Needs more study on similar performance issues
- Expose users with more query options to understand the resource utilization information
- Or Avoid pre-initialization of all resources




Latency of SHMEM\_CTX\_DEFAULT with different values for SHMEM\_MAX\_CTX – Intel BDW 2 Nodes 1 PPN

# Put-with-Signal – Intel BDW 2 Nodes 1 PPN



```
shmem_put (*dst, *src, nelems, pe);  
shmem_fence ();  
shmem_p (*signal, value, pe);
```


With Fence Implementation



Comparing put-with-signal with and without fence

```
shmemx_put_signal (*dst, *src,  
nelems, *signal, value, pe);
```

Without Fence Implementation



Comparing put-with-signal when src and dest are in different segments



# Conclusion

- **Introduced Cray OpenSHMEMX**

- A new proprietary software library product from Cray Inc.
- Planned to supersede Cray SHMEM on future Cray systems
- Modular implementation to support both OpenSHMEM and Cray specific features
- Designed to support different processor and interconnect architectures

- **Through early performance analysis in this work – we show:**

- Cray OpenSHMEMX performs on-par or even better than Cray SHMEM on certain RMA and AMO features in current Cray XC systems
- SMP-DMAPP is an evaluation library
- Existing user applications are expected to migrate and start using the new library


- **Future Work**

- Add new features
- Look for exposing implementation specific optimization features efficiently to the users
- Large scale performance study using collectives

- Release Information: <https://pe-cray.github.io/cray-openshmemx/>
- Related Whitepapers: <https://pe-cray.github.io/whitepapers>

# Thank You



# Cray OpenSHMEMX Availability



- **Release Notes:** <https://pe-cray.github.io/cray-openshmemx/>
- **Related Whitepapers:** <https://pe-cray.github.io/whitepapers>



# Inter-node AMO on Intel BDW – 2 Nodes



- No Change in performance for both fetching and non-fetching – within 3% variance