CE233(CAD), Lecture 12:

# Synthesis

Mehdi Modarressi


Department of Electrical and Computer Engineering,

University of Tehran

### Reference

- See XST User Guide for a comprehensive list of synthesis guidelines for Xilinx FPGAs
- In particular study "XST HDL coding techniques" section

## Digital systems design flow



## Digital systems design flow

- Once a hardware is described by VHDL, it is converted to a netlist (i.e. an interconnection) of basic building blocks (e.g. logic gates) by a synthesis tool
- Netlists are normally expressed in *EDIF* (Electronic Design Interchange Format)
  - An industry standard language
  - Used to easily port designs from one CAD tool to another
- See <a href="http://www.iue.tuwien.ac.at/phd/minixhofer/node53.html">http://www.iue.tuwien.ac.at/phd/minixhofer/node53.html</a> for a good reference for the EDIF format
- EDIF file format will be introduced more in the Lab. sessions

## Implementation

- After synthesis, you run design implementation, which comprises the following steps:
  - **Translate** merges the incoming netlists and constraints into a Xilinx design file.
  - **Map** fits the design into the available resources on the target device based on the design and constraints
  - Place and Route places and routes the design to the timing constraints.
  - Generate Programming File creates a bitstream file that can be downloaded to the device.


## Implementation Steps of Xilinx

- **Synthesis:** converting a design written in a HDL into a netlist (EDIF)
- **Netlist Translation** (NGDBUILD): takes user constraint file (UCF) and EDIF and translates them into Xilinx Native Generic Database (NGD) file that contains user constraints and FPGA parts
- **MAP** (MAP tool): mapping of a design into Xilinx FPGA components (outputs NCD file)
- Place&Route (PAR tool): PAR outputs an NCD file that contains complete place and route information
- Bitstream generation


# Logic Synthesis

module x (a,b,c)
....
Always@ (clk)
....
assign a=b &c;
.....
endmodule;

In this lecture, we focus on logic synthesis




# Logic Synthesis - Partitioning




## Logic synthesis

- Behavioral coding used to be used for rapid prototyping
  - Now, we can get hardware out of it by synthesis tools
- Assembly coding vs. C/Java programming
- Gate-level modeling vs. behavioral modeling

## Synthesizability



- The VHDL subset that is synthesizable is tool specific
- Do not expect that your VHDL description is synthesizable with another tool!



## Un-Synthesizable VHDL Subset

- Not supported: Ignored
  - No error, but ignored by the synthesis tool
  - Examples:
    - Initialization of variables or signals
    - Assert statements
    - Physical Type: Time
    - The synthesizer ignores the AFTER clause in expressions
      - Example:  $x \le y$  AFTER 100ns
- Not Supported: Illegal
  - Data types
    - Files, generic that are not integers

## Synthesis

- General rules
  - General rules that determine how each piece of code is converted to hardware
- Hardware inferring
  - Specific ways of describing hardware in order to get a required component
  - Codes may be synthesized to unwanted hardware if the rules are not followed

## Synthesis- General rules

- How to make simple hardware from VHDL structures
  - Operators
  - Signals and variables
  - Concurrent structures
  - Process statements
  - •

# VHDL -Hardware Correspondence

VHDL Construct	Hardware
Variables and Signals	Flip-flops, latches, wires
Arithmetic operators (+,-,*)	Adder, ALU, multiplier
Logic operators	Gates
Relational operators	Comparator, ALU
Control Constructs (for,if-then, case,)	Decoders, Multiplexers, priority encoder,
Hierarchy Description	Hierarchical Hardware
Resolution Functions	Tri-state logic, wire-and, wire-or

## Synthesis- Concurrent statements

- Concurrent statements are synthesized into gates and operators
- Only a subset of VHDL operators supported by synthesis tools
  - Supported operations: usually +, -, =, >, <, <, abs, \*
  - Generally, these operations are not supported for the real type, gust for integer
- The designer must write VHDL description (behavioral or structural) of all un-supported operators: /, \*\*
  - Many tools also accept very simple division operations
  - In Xilinx, you can generate a divider core by CORE Generator
- Specifying a range of integer is important for efficient synthesis
- In case of an integer operation, all hardware will be 32-bit wide

## Efficient integer implementation

### For Unsigned numbers:

use ieee.std\_logic\_unsigned.all and signals (inputs/outputs) of the type STD\_LOGIC\_VECTOR

OR

use ieee.std\_logic\_arith.all and signals (inputs/outputs) of the type unsigned

### For Signed numbers:

USE ieee.std\_logic\_signed.all and signals (inputs/outputs) of the type STD\_LOGIC\_VECTOR

OR

USE ieee.std\_logic\_arith.all and signals (inputs/outputs) of the type SIGNED

## std\_logic\_arith

- The IEEE standard arithmetic package is an important package for arithmetic and logical functions
- The std\_logic\_arith defines two types: SIGNED and UNSIGNED unconstrained arrays of std\_logic
- It overloads all arithmetic and relational operators of VHDL, for SIGNED or UNSIGNED and INTEGER
- With this overloading, we can use "+" for adding a signed or an unsigned SIGNED or UNSIGNED with an integer

## Addition of Signed Numbers

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
ENTITY adder 16 IS
    PORT (Cin
                           : IN
                                    STD_LOGIC;
                                    SIGNED(15 DOWNTO 0);
                            : IN
           X, Y
            S
                                    SIGNED(15 DOWNTO 0);
                           : OUT
           Cout, Overflow : OUT
                                    STD LOGIC);
END adder16;
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum: INTEGER;
BEGIN
    Sum \le X+Y;
END Behavior;
```


## The (UN)SIGNED Package

- The use of std\_logic\_arith requires specification of all objects as SIGNED or UNSIGNED
  - Conversion to std\_logic becomes difficult
- The std\_logic\_unsigned package assumes all std\_logic\_vector declarations are unsigned and overloads all arithmetic and relational operators for them
- The std\_logic\_signed package assumes all std\_logic\_vector declarations are signed
- If a design requires both signed and unsigned arithmetic, the std\_logic\_arith or NUMERIC\_STD should be used

## Synthesis-process

• The statements within a process are executed sequentially

```
process(a,b,c,y) \\ begin \\ a <= b +c; \\ p <= a + y; \\ end;
```



### Process- General rule

- Sensitivity list is usually ignored during synthesis
- Equivalent behavior of simulation model and hardware
  - All signals which are read are entered into the sensitivity list
    - If SEL is missing in the sensitivity list, what will the simulation be?

```
process (A, B, SEL)
begin
if SEL = `1` then
Z <= A;
else
Z <= B;
end if;
end process;
```

### Variables

- Variables are only used inside PROCCESS statements
- Variables generate FFs, when they are read before they are assigned
- If they are assigned first and then read, they generate wires

```
signal input_foo, output_foo, clk : bit ;
...
process (clk)
     variable a, b : bit ;
begin
     if (clk'event and clk='1') then
          output_foo <= b ;
          b := a ;
          a := input_foo ;
end if ;
end process ;</pre>
```

```
signal input_foo, output_foo, clk : bit ;
...
process (clk)
    variable a, b : bit ;
begin
    if (clk'event and clk='1') then
        a := input_foo ;
        b := a ;
        output_foo <= b ;
end if ;</pre>
```

Shift register

Wire

## Hardware inferring- Common Macros

- Synthesis tool can infer some common macros from the code
  - Register
  - Latch
  - Multiplexer
  - Adder
  - Decoder
  - •
- Some manufacture-specific directives to force synthesis tools to extract a macro
  - Example: MUX\_EXTRACT constraint in Xilinx that tells the tool if it should use a MUX macro for each identified multiplexer in the VHDL code

## Flip-flops

Only Clock in sensitivity list (and all the other asynchronous Signals like RESET)

```
Instead of using:

if (C'event and C='1')

We can also use:

if (rising_edge(C))
```


Defined in std\_logic\_1164 package

```
library ieee;
use ieee.std logic 1164.all;
entity registers 1 is
    port(C, D : in std logic;
              : out std logic);
end registers 1;
architecture archi of registers 1 is
begin
    process (C)
    begin
        if (C'event and C='1') then
            O <= D;
        end if;
    end process;
                              FDC 1
end archi;
```

CLR

## Register

4-Bit Register With
Positive-Edge Clock,
Asynchronous Set, and
Clock Enable



```
library ieee;
use ieee.std logic 1164.all;
entity registers 5 is
    port (C, CE, PRE : in std logic;
                     : in std logic vector (3 downto 0);
                     : out std logic vector (3 downto 0));
end registers 5;
architecture archi of registers 5 is
begin
    process (C, PRE)
    begin
        if (PRE='1') then
            O <= "1111";
        elsif (C'event and C='1')then
            if (CE='1') then
                Q <= D;
            end if;
        end if;
    end process;
end archi;
```

### Latch

# 4-Bit Latch With Inverted Gate and Asynchronous Set

```
library ieee;
use ieee.std logic 1164.all;
entity latches 3 is
    port(D : in std logic vector(3 downto 0);
         G, PRE : in std logic;
               : out std logic vector(3 downto 0));
end latches 3;
architecture archi of latches 3 is
begin
    process (PRE, G, D)
    begin
        if (PRE='1') then
                                  PRE
            Q <= "1111";
        elsif (G='0') then
            O <= D;
                                      LDP 1
        end if;
                                              Q
    end process;
end archi;
                                 G
```

### A simple latch


```
library ieee;
use ieee.std logic 1164.all;
entity latches 1 is
port(G, D : in std logic;
  Q : out std logic);
end latches 1;
architecture archi of latches 1 is
begin
process (G, D)
begin
 if (G='1') then
 Q \ll D;
  end if;
                          LD
 end process;
                                 Q
end archi;
                   G
                                003740
```

## Tri-state gate

```
entity three_state is
   port(IN1, ENABLE : in std_logic;
        OUT1 : out std_logic );
   end;
                                       ENABLE
architecture rtl of three_state is
begin
                                           IN1
   process (IN1, ENABLE) begin
     if (ENABLE = '1') then
       OUT1 <= IN1;
     else
       OUT1 <= 'Z'; -- assigns high-impedance state
     end if;
   end process;
end rtl;
```

## Shift register

8-Bit Shift-Left Register With Positive-Edge Clock, Serial In and Serial Out



```
library ieee;
use ieee.std logic 1164.all;
entity shift registers 1 is
    port (C, SI : in std logic;
         SO : out std logic);
end shift registers 1;
architecture archi of shift registers 1 is
    signal tmp: std logic vector(7 downto 0);
begin
    process (C)
    begin
        if (C'event and C='1') then
            for i in 0 to 6 loop
                tmp(i+1) \ll tmp(i);
            end loop;
            tmp(0) \ll SI;
        end if;
    end process;
    SO \ll tmp(7);
end archi;
```

### **RAM**

end syn;

• If a given template can be implemented using Block and Distributed RAM, Xilinx tools implement BLOCK ones

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity rams 01 is
    port (clk : in std logic;
          we : in std logic;
          en : in std logic;
          addr : in std logic vector(5 downto 0);
          di : in std logic vector(15 downto 0);
               : out std logic vector(15 downto 0));
end rams 01;
architecture syn of rams 01 is
    type ram type is array (63 downto 0) of std logic vector (15 downto 0);
    signal RAM: ram type;
begin
    process (clk)
     pegin
         if clk'event and clk = '1' then
             if en = '1' then
                  if we = '1' then
                      RAM(conv integer(addr)) <= di;
                  end if:
                 do <= RAM(conv integer(addr)) ;
             end if;
         end if:
     end process;
```

### **ROM**

```
library ieee;

    Xilinx tools use block

use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
                                                              RAM resources to
entity rams 21a is
    port (clk : in std logic;
          en : in std logic;
                                                              implement ROMs
          addr : in std logic vector(5 downto 0);
          data : out std logic vector(19 downto 0));
end rams 21a;
architecture syn of rams 21a is
    type rom type is array (63 downto 0) of std logic vector (19 downto 0);
    signal ROM : rom type:= (X"0200A", X"00300", X"08101", X"04000", X"08601", X"0233A",
                            X"00300", X"08602", X"02310", X"0203B", X"08300", X"04002",
                            X"08201", X"00500", X"04001", X"02500", X"00340", X"00241",
                            X"04002", X"08300", X"08201", X"00500", X"08101", X"00602",
                            X"04003", X"0241E", X"00301", X"00102", X"02122", X"02021",
                            X"00301", X"00102", X"02222", X"04001", X"00342", X"0232B",
                            X"00900", X"00302", X"00102", X"04002", X"00900", X"08201",
                            X"02023", X"00303", X"02433", X"00301", X"04004", X"00301",
                            X"00102", X"02137", X"02036", X"00301", X"00102", X"02237".
                            X"04004", X"00304", X"04040", X"02500", X"02500", X"02500",
                            X"0030D", X"02341", X"08201", X"0400D");
begin
    process (clk)
    begin
        if (clk'event and clk = '1') then
            if (en = '1') then
                data <= ROM(conv integer(addr));</pre>
            end if;
        end if:
    end process;
end syn;
```

### Decoder

- 1-of-8 Decoder (One-Hot)VHDL Coding Example
- No Decoder
   Inference if there
   are unused
   decoder outputs


```
S[2] — RES[7] — RES[6] — RES[5] — RES[3] — RES[2] — RES[1] — RES[0]
```

X10547

```
library ieee;
use ieee.std logic 1164.all;
entity decoders 1 is
    port (sel: in std logic vector (2 downto 0);
          res: out std logic vector (7 downto 0));
    end decoders 1;
architecture archi of decoders 1 is
begin
    res <= "00000001" when sel = "000" else
           "00000010" when sel = "001" else
           "00000100" when sel = "010" else
           "00001000" when sel = "011" else
           "00010000" when sel = "100" else
           "00100000" when sel = "101" else
           "010000000" when sel = "110" else
           "10000000";
end archi:
```

## Multiplexer


4-to-1 1-Bit MUXUsing CaseStatement



```
library ieee;
use ieee.std_logic_1164.all;
entity multiplexers 2 is
    port (a, b, c, d : in std logic;
          s : in std logic vector (1 downto 0);
          o : out std logic);
end multiplexers 2;
architecture archi of multiplexers 2 is
begin
    process (a, b, c, d, s)
    begin
        case s is
            when "00" => 0 <= a;
            when "01" => 0 <= b;
            when "10" => o <= c;
            when others => o <= d;
        end case;
    end process;
end archi;
```

### Latch in Case statements


- *CASE* statement should be mutually exclusive and exhaustive in order for synthesis tools to efficiently derive a single MUX equivalent circuit
- Unless an unwanted latch will be synthesized



To avoid unwanted latches, actually define Y for the "others" condition, for example: when others  $\Rightarrow$  Y <= `0';

## Latch in *If* statements

```
process(a,b)
  variable x,y,z;
begin
  ...
  if cond = '1' then
     x := a + b;
  end if;
  y := x + 1;
  ...
end process;
```



## Latch elimination in *If* statements

- Two ways to remove latches:
  - Using default value
  - Covering all cases by ELSE

```
Using ELSE
```


Using default values

```
AeqB <= '0';
IF A = BTHEN
AeqB <= '1';
```

### If statement

```
Library IEEE;
use IEEE.Std_Logic_1164.all;
entity IF_EXAMPLE is
port (A, B, C, X : in std_ulogic_vector(3 downto 0);
                : out std_ulogic_vector(3 downto 0));
     Ζ
end IF_EXAMPLE;
architecture A of IF_EXAMPLE is
begin
   process (A, B, C, X)
   begin
    if (X = "1110") then
      Z \leq A:
    elsif (X = "0101") then
      Z \leq B;
    else
      Z \leq C:
    end if;
  end process;
end A;
```


#### Hardware realisation



### For statement


```
-- lokale Variablen :- für "Loop-Enrolling"
library ieee;
use ieee.std_logic_1164.all;
entity parity is
       generic (bus_size : integer := 8 );
       port (input_bus : in std_logic_vector (bus_size-1 downto 0);
          even_numbits, odd_numbits : out std_logic ) ;
end parity;
architecture behave of parity is
begin
process (input_bus)
       variable temp: std_logic;
begin
       temp := '0':
       for i in input_bus'low to input_bus'high loop
        temp := temp xor input_bus(i);
       end loop:
       odd_numbits <= temp;
       even_numbits <= not temp;
end process:
end behave;
```


- Will be synthesized by replicating the corresponding hardware
  - By unrolling the loop
- For synthesis, the range specified for the loop variable must be a compile-time constant, otherwise the construct is not often synthesizable
- Synthesis in parallel or serial:
  - Example: parity generation



## Resource sharing

```
if sel = '1' then
  sum := a +b;
else
  sum := c+d;
end if
```





Resource sharing: Sharing an operator under mutually exclusive conditions

## Resource sharing- another example

```
signal a,b,c,d : integer range 0 to 255 ;
process (a,b,c,d) begin
   if (a+b=c) then < statements > Requires two adders
   elsif ( a+b = d) then <more statements>
   end if ;
end process ;
process (a,b.c.d)
         variable tmp : integer range 0 to 255 ;
                                                   Requires one adder
begin
         tmp := a+b;
         if ( tmp = c ) then <statements>
         elsif ( tmp = d) then <more statements>
         end if ;
end process ;
```


## Resource sharing

- Synthesis tools often reduce resources by resource sharing automatically, often provided that:
  - Expressions drive the same signal
  - Operators are of the same type (e.g., both are adders) and have the same width

## Source Code Optimization

- Use parenthesis to optimize the speed
- Often done automatically by synthesis tools

 $OUT2 \le ((IN1 + IN2) + (IN3 + IN4)) + (IN5 + IN6)$ 



# Source Code Optimization

```
process begin
  wait until clk'event and clk='1';
  if (count = input_signal) then
      count <= 0;
  else
      count <= count + 1;
  end if
end process;</pre>
```

Generates a counter and a full comparator

```
process begin
  wait until clk'event and clk='1';
  if (count = 0) then
      count <= input_signal;
  else
      count <= count - 1;
  end if;
end process;</pre>
```

- If the specifications allows reading the input at reset, simpler hardware can be obtained
- One counter and a comparator to zero that is very simpler than a full comparator

## Bus generation

Use std\_logic vectors with multiple tri-state drivers

• Driver code:

```
entity three-state is
   port ( input_signal_1 : in std_logic_vector (7 downto 0);
        ena_1 : in std logic ;
        output_signal : out std_logic_vector(7 downto 0)
        );
end three-state ;

architecture rtl of three-state is
begin
   output_signal <= input_signal_1 when ena_1 = '1'
        else "ZZZZZZZZZ";
end rtl ;</pre>
```

### Tristate bus

Code for a tri-state bus with control logic


```
data bu
-- binary decoder
with src_select select
    oe <= "0001" when "00",
            "0010" when "01",
                                                                                     y1
            "0100" when "10",
            "1000" when others; — "11
                                                                           oe2
-- tri-state buffers
                                                                                     y2
y0 \le i0 \text{ when } oe(0) = '1' \text{ else } 'Z';
y1 \le i1 \text{ when } oe(1)='1' \text{ else } 'Z';
                                                                           0e3
y2 \le i2 \text{ when } oe(2) = '1' \text{ else } 'Z';
y3 \le i3 \text{ when } oe(3)='1' \text{ else } 'Z';
data_bus <= y0;
data_bus <= y1;
                                                          Decoding
                                               src select -
                                                           cicruit
data_bus <= y2;
data_bus <= y3;
```


## Sequential logic

- To build a sequential logic, we can divide it into combinational logic and memory elements (FF or Register)
  - The output of combinational logic is fed to a memory element and is given to the rest of system by clock
- Alternatively, we can move the entire code into a process that is sensitive to a clock signal

### Exercise

Write a VHDL description that generates this implementation





## Xilinx Naming Conventions

- In addition to naming rules we talked about before, Xilinx has some extra naming conventions for naming signals, variables, and instances of entities
- See in page 60 of "Xilinx Synthesis and Simulation Design Guide"