Microprocessor System Design


Omid Fatemi 80x86 Addressing modes (omid@fatemi.net)

Review

- Programs for 80x86
- Machine language, Assembly, ...
- Registers, segments
- Instruction set
- Simple program
- Logical, physical address
- Stack

Addressing Modes

- Operands in an instruction
 - Registers AX
 - Numbers → immediate 12H Means immediate, a number
 - Memory
 - » Direct addressing [3965] [] show address in memory
- برو سراغ رجیستر (فایل، محتوای ان ادرس یک حافظهای (ست مقدار اون رو از حافظه بردار
- » Register indirect [BX]
- است مقدار اون رو از » Based relative addressing mode حافظه بردار [BX<mark>+6], [BP]-10</mark>
 - » Indexed relative addressing mode [SI+5], [DI]-8
 - Based indexed addressing mode [BX+SI+5]



Operand types

1) Register - Encoded in instruction

because the memory is what slows us down

- Fastest executing
 - No bus access (in instr. queue)
 - Short instruction length



The address is part of the instruction

because we need less bits to show the address of registers because they are fewer in number

- 2) Immediate Constant encoded in instruction
 - 8 or 16 bits
 - No bus access (in instr. queue)
 - Can only be source operand

because we can't put the result in a number, we need it to be a memory space or a register

- 3) Memory in memory, requires bus transfer
 - Can require <u>computation</u> of address
 - Address of operand DATA is Called

EFFECTIVE ADDRESS

Effective Address

- Computed by EU ——— ALU is inside this
- In General, Effective address =

 displacement + [base register] + [index register]

 (if any) (if any)
- Any Combination of These 3 Values

signed 8 bit number

- Leads to Several Different Addressing Modes
- Displacement
 - 8 or 16 bit Constant in the Instruction
 - "base register" Must be BX or BP
 - "index register" Must be SI or DI


Direct Addressing

mov [7000h], ax A3 00 70 ds:7000h ax mov es:[7000h], ax 26 A3 00 70 es:7000h ax prefix byte - longer instruction - more fetch time opcode mod r/m displadement effective address

University of Tehran 6


Register Indirect Addressing

```
mov al, [bp] ;al gets 8 bits at SS:BP
mov ah, [bx] ;ah gets 8 bits at DS:BX
mov ax, [di] ;ax gets 16 bits at DS:SI
mov eax, [si] ;eax gets 32 bits at DS:SI
```



Based Indirect Addressing

```
mov al, [bp+2] ;al gets 8 bits at SS:BP+2
mov ah, [bx-4] ;ah gets 8 bits at DS:BX-4
```




Indexed Indirect Addressing

```
mov ax, [si+1000h] ;ax gets 16 bits at
DS:SI+1000h

mov eax, [si+300h] ;eax gets 32 bits at
DS:SI+300h

Mov [di+100h], al ;DS:DI+100h gets 8 bits in al
```




Based Indexed Indirect Addressing

```
mov ax, [bp+di] ;ax gets 16 bits at SS:BP+DI

mov ax, [di+bp] ;ax gets 16 bits at DS:BP+DI

mov eax, [bx+si+10h] ;eax gets 32 bits at DS:BX+SI+10h

mov cx, [bp+si-7] ;cx gets 16 bits at SS:BP+SI-7
```



Addressing Mode Examples


```
bl
                      ;8-bit register addressing
mov al,
                                                              Register
                      ;16-bit register addressing
mov di,
          bp
          eax
                      ;32-bit register addressing
mov eax,
          12
                      ;8-bit immediate, al<-0ch
mov al,
                                                              Immediate
          faceh
mov cx,
                      ;16-bit immediate, cx<-64,206
mov ebx,
          2h
                      ;32-bit immediate, ebx<-00000002h
mov al,
          LIST
                       ;al<-8 bits stored at label LIST
                                                              Direct
mov ch,
                      :ch<-8 bits stored at label DATA
          DATA
          DATA2
                      ;ds<-16 bits stored at label DATA2
mov ds,
mov al,
         [bp]
                      ;al<-8 bits stored at SS:BP
mov ah,
         [bx]
                      ;ah<-8 bits stored at DS:BX
                      :ax<-16 bits stored at SS:BP
mov ax,
         [bp]
mov eax, [bx]
                      ;eax<-32 bits stored at DS:BX
mov al, [bp+2]
                      ;al<-8 bits stored at SS: (BP+2)
         [bx-4]
                      ;ax<-16 bits stored at DS: (BX-4)
mov ax,
                                                              Based
         LIST[bp]
                      ;al<-8 bits stored at SS: (BP+LIST)
mov al,
mov bx,
         LIST[bx]
                      ;bx<-16 bits stored at DS: (BX+LIST)
         LIST[bp+2]
                      ;al<-8 bits stored at SS: (BP+2+LIST)
mov al,
         LIST[bx-12h]; ax<-16 bits stored at DS: (BX-
mov ax,
```

18+LIST)

More Addressing Mode Examples

```
[si]
                      ;al<-8 bits stored at DS:SI
mov al,
mov ah,
          [di]
                      ;ah<-8 bits stored at DS:DI
                      ;ax<-16 bits stored at DS:SI
mov ax,
         [si]
                      ;eax<-32 bits stored at DS:DI
mov eax,
         [di]
                                                           Indexed
          es:[di]
                      ;ax<-16 bits stored at ES:DI
mov ax,
         [si+2]
                      ;al<-8 bits stored at DS:(SI+2)
mov al,
mov ax, [di-4]
                      ;ax<-16 bits stored at DS: (DI-4)
         LIST[si]
                      ;al<-8 bits stored at DS: (SI+LIST)
mov al,
         LIST[di] ;bx<-16 bits stored at DS: (DI+LIST)
mov bx,
mov al,
         LIST[si+2] ;al<-8 bits stored at DS:(SI+2+LIST)
         LIST[di-12h]; ax<-16 bits stored at DS: (DI-18+LIST)
mov ax,
mov al,
         [bp+di]
                      ;al<-8 bits from SS:(BP+DI)
mov ah,
         ds:[bp+si]
                      ;ah<-8 bits from DS: (BP+SI)
                                                           Based
         [bx+si]
                  ;ax<-16 bits from DS:(BX+SI)
mov ax,
                                                           Indexed
         es:[bx+di] ;eax<-32 bits from ES:(BX+DI)
mov eax,
mov al,
          LIST[bp+di]
                      ;al<-8 bits from SS: (BP+DI+LIST)
                      ;ax<-16 bits from DS: (BX+SI+LIST)
         LIST[bx+si]
mov ax,
         LIST[bp+di-10h] ;al<-8 bits from SS: (BP+DI-16+LIST)
mov al,
          LIST[bx+si+1AFH] ;ax<-16 bits from DS: (BX+SI+431+LIST)
mov ax,
```

Instruction Format (opcode, d, w)




opcode 6-bit value that specifies instruction type

<u>d</u> is 1-bit value that specifies destinationd=0 for memory and d=1 for register

 \underline{w} is 1-bit value that specifies if destination is word or byte w=0 for byte and w=1 for word

Instruction Format (reg, mod)



<u>mod</u> is 2-bit value that indicates addressing mode
(along with <i>r/m</i> value)


<u>reg</u> is 3-bit value that specifies a (destination) register (see table to right) or opcode extension. ▶

<u>r/m</u> is 3-bit value that specifies operand location (r/m means register/memory)

reg	VV — 1	VV — U
000	ax	al
001	СХ	cl
010	dx	dl
011	bx	bl
100	sp	ah
101	bp	ch
110	si	dh
111	di	bh
		•

University of Tehran 14

Instruction Format (displacement)




Displacement may be either 8 or 16 bits

- signed integer encoded into instruction
- used in computation of operand address

Immediate may be 8, 16 or 32 bits

- signed integer
- used as an actual operand

Instruction Format Example



Consider the Instruction: mov ax, bx

The Assembler translates this into: 8B C3

opcode is:	100010	mov	
d is:	1	destination is register	
w is:	1	destination size = 1 word	
mod is:	11	this indicates that r/m specifie	es a register
reg is:	000	destination register is ax	_
r/m is:	011	source register is bx Unive	ersity of Tehran 16

Instruction Format (mod)

r v	v=0	w=	=1	r/m	mod=0		mod=	1	mod=2	2 1	mod=3
		16b	32b		16b	32b	16b	32b	16b	32b	
0	AL	AX	EAX	0	addr=BX+SI	=EAX	same	same	same	same	same
1	CL	СХ	ECX	1	addr=BX+DI	=ECX	addr	addr	addr	addr	as
2	DL	DX	EDX	2	addr=BP+SI	=EDX	mod=0	mod=0	mod=0	mod=0	reg
3	BL	вх	EBX	3	addr=BP+SI	=EBX	+d8	+d8	+d16	+d32	field
4	ΑН	SP	ESP	4	addr=SI	=(sib)	SI+d8	(sib)+d8	SI+d8	(sib)+d32	"
5	СН	ВР	EBP	5	addr=DI	=d32	DI+d8	EBP+d8	DI+d16	EBP+d32	**
6	DH	SI	ESI	6	addr=d16	=ESI	BP+d8	ESI+d8	BP+d16	ESI+d32	"
7	вн	DI	EDI	7	addr=BX	=EDI	BX+d8	EDI+d8	BX+d16	EDI+d32	"
r/m field depends on mod and machine mode											
w from First address specifier: Reg=3 bits,											
opcode R/M=3 bits Mod=2 bits											
Tim o bito, mod z bito						RHK.S	896 27				

Assembler versus Machine Code

```
ADD
      AX, BX
                   ;AX gets value AX+BX
SUB
      AX, BX
                   ;AX gets value AX-BX
AND
      AX, BX
                   ;AX gets bitwise AND of AX and BX
INC
      AX
                   ;AX gets its original value plus 1
DEC
    BX
                   ;BX gets its original value minus 1
                   ;AX gets values in BX
MOV
      AX, BX
                                    93ee:db1e
                                                   a19fe
        ASSEMBLER
                                    93ee:db1f
                                               D8
                                                    a19ff
                                                29
                                    93ee:db20
                                                    a1a00
     01 D8
                     01 D8
                                    93ee:db21
                                               D8
                                                    a1a01
                     29 D8 LOADER
                                                21
     29 D8
                                    93ee:db22
                                                    a1a02
           LINKER
     21 D8
                                → 93ee:db23
                                               D8
                                                    a1a03
                     21 D8 -
     40
                     40
                                    93ee:db24
                                                40
                                                   a1a04
                                    93ee:db25
                                                4B
                                                    a1a05
     4B
                     4B
     8B C3
                     8B C3
                                               18B
                                                    a1a06
                                    93ee:db26
                                    93ee:db27
                                                    a1a07
                                       logical
                                               physical physical
                                              University of Tadione 38
                                       address
```

I/O Port Addressing

- x86 family has 65,536 I/O ports
- Each port has address (like memory)
 - Referred to as "I/O memory space"
- I/O port is 1 byte or 2 bytes
 - with 386+ also 4 bytes

puts the content of AL in the port number (address) 23H

- Two addressing modes
 - 1) Direct port address can only support 0 to 255
 - Can only be 1 byte
 - Can only be address ports 00h through ffh
 - 2) Port address present in DX
 - Can address all ports 0000h through ffffh
- Can only use DX for port addresses
- Can only use AL,AX,EAX for port data



Flag Register

for instance if we do the following: $53 + c7 = 1 \ 1c$ then the carry flag (CF) will become one

	15	0					
	x x x x B D IF	T S Z X A X P X C					
CF	Carry Flag	Arithmetic Carry/Borrow					
OF	Overflow Flag	Arithmetic Overflow					
ZF	Zero Flag	Zero Result; Equal Compare	\				
SF	Sign Flag	Negative Result; Non-Equal	\				
PF	Parity Flag	Even Number of "1" bits	- 11				
AF	Auxiliary Carry	Used with BCD Arithmetic	- 11				
DF	Direction Flag	Auto-Increment/Decrement					
		(used for "string operations")	carry flag				
IF	Interrupt Flag	Enables Interrupts					
		(allows "fetch-execute" to be interrupted)					
TF	Trap Flag	Allows Single-Step					
(for debugging; causes interrupt after each op)							

80x86 Family

- 16-bit Processors
 - 8088 (8-bit data / 20-bit address)
 - 8086/186 (16-bit data / 20-bit address)
 - 80286 (16-bit data / 24-bit address)
- 32-bit Processors
 - 80386 (16/24 or 32/32 common)
 - 80486 (32/32), Pentium, PII (64/32)
 - Pentium Pro, II, III, IV (64/36)
 - PPC 60x (32 or 64/32)
- All 80x86 processors use a 16-bit address for i/o

8 And 16 bit Organizations

8088 ي

8 lines of data bus

then the connections can only exchange only as much bits as the data bus in every transaction

- ت Data is organized into byte widths
- ت The 1MB memory is organized as 1M x 8-bits

ي 8086/80186 16 bit data bus

- ت Data is organized into word widths
- ت The 1MB memory is organized as 512k x 16-bits
- ۲۶ خط ادرس داریم پس میتونه ۱۶ مگابایت حافظه داشته باشه ۲۴
 - ت Data is organized into word widths
 - ت The 16MB memory is organized as 8M x 16-bits

University of Tehran 2?

32 and 64 bit Organizations

386DX/80486 **پ** پ

- ت ت Data is organized into double word widths
- ت ت The 4GB memory is organized as 1G x 32-bits

Pentium Pro/Pentium 1-4 ی پ

- ت ت Data is organized into quad word widths
- ت ت The 4GB memory is organized as 512M x64-bits
- (on P2-4, actual address bus is 36 bits)

Little Endian / Big Endian

Byte addressable

for the 68000:


MOVE.W #513, D0 ; move value 513 into the lower 16 bits of D0

MOVE.W D0,4 ; store the lower word of D0 into memory 4

for the 80x86:

MOV AX,513 ; load AX (16 bits), with the value 513

MOV [4],AX ; store AX into memory 4



iversity of Tehran 24

small endian: if we place the least significant part in 4 (low byte in 4)

big endian: if we place the most significant part in 4 (high byte in 4)

Summary

- Operands
- Addressing modes
- IO ports
- Flag
- Memory alignment