ECE381(CAD), Lecture 14:

Design Example- pipeline

Mehdi Modarressi

Department of Electrical and Computer Engineering,

University of Tehran

Introduction


- Pipelining a datapath
- Reading:
 - "Designers Guide To VHDL": chapter 6

Pipeline

- Pipelining is Natural!
- A laundry with 4 laods
 - Washer takes 30 minutes
 - Dryer takes 40 minutes
 - Folder takes 20 minutes











Sequential laundry



• Will take 6 hours

Pipelined laundry



• Will take 3.5 hours

Pipelining

- Pipelining doesn't reduce single task latency
 - It helps throughput of entire System
- Latency
 - Time from start of task to end of that task
- Throughput
 - The number of completed tasks per time unit
- Pipeline rate limited by slowest pipeline stage
- Potential speedup = Number pipe stages


Pipeline

 Multiple tasks operating simultaneously using different resources

Sequential




Pipelined



Pipeline vs parallel processing

Parallel




Parallelism requires more hardware


Sequential and Pipelined have same hardware



Pipelined schedule, not hardware units



Pipeline



• Datapath + staging registers

Pipeline example: MAC

- A pipelined multiplier accumulator (MAC) for a stream of complex numbers
 - Many digital signal processing algorithms
- A complex MAC operates on two sequences of complex numbers
 - Multiplies corresponding elements of the sequences and accumulates the sum of the products

$$\sum_{i=1}^{N} x_i y_i$$

Multiplication of x and y:

$$p_{\text{real}} = x_{\text{real}} \times y_{\text{real}} - x_{\text{imag}} \times y_{\text{imag}}$$


 $p_{\text{imag}} = x_{\text{real}} \times y_{\text{imag}} + x_{\text{imag}} \times y_{\text{real}}$

$$s_{\text{real}} = x_{\text{real}} + y_{\text{real}}$$

 $s_{\text{imag}} = x_{\text{imag}} + y_{\text{imag}}$

MAC diagram


• MAC without pipelining



$$p_{\text{real}} = x_{\text{real}} \times y_{\text{real}} - x_{\text{imag}} \times y_{\text{imag}}$$
 $s_{\text{real}} = x_{\text{real}} + y_{\text{real}}$
 $p_{\text{imag}} = x_{\text{real}} \times y_{\text{imag}} + x_{\text{imag}} \times y_{\text{real}}$ $s_{\text{imag}} = x_{\text{imag}} + y_{\text{imag}}$


MAC diagram

• MAC with (bottom) and without (up) pipelining



MAC entity declaration

$$p_{\text{real}} = x_{\text{real}} \times y_{\text{real}} - x_{\text{imag}} \times y_{\text{imag}}$$
$$p_{\text{imag}} = x_{\text{real}} \times y_{\text{imag}} + x_{\text{imag}} \times y_{\text{real}}$$



More detailed structural diagram of MAC

Conversion entities

• The ports are *std_logic_vector*, but the operations are to be made on *real* numbers

```
library ieee; use ieee.std_logic_1164.all;
entity mac is
                                                          library ieee; use ieee.std_logic_1164.all;
    port ( clk, clr : in std_ulogic;
         x_real: in std_ulogic_vector(15 downto 0);
                                                          entity to fp is
         x_imag : in std_ulogic_vector(15 downto 0);
                                                                port ( vec : in std_ulogic_vector(15 downto 0);
         y_real : in std_ulogic_vector(15 downto 0);
                                                                       r : out real );
         y_imag : in std_ulogic_vector(15 downto 0);
         s_real : out std_ulogic_vector(15 downto 0);
                                                          end entity to_fp;
         s_imag : out std_ulogic_vector(15 downto 0);
         ovf : out std_ulogic );
end entity mac
                                                         library ieee; use ieee.std_logic_1164.all;
                                                         entity to_vector is
                                                               port ( r : in real;
                                                                       vec : out std_ulogic_vector(15 downto 0) );
```

end entity to_vector;

```
architecture behavioral of mac is
    constant Tpd_clk_out : time := 3 ns;
    signal fp_x_real, fp_x_imag,
           fp_y_real, fp_y_imag,
           fp_s real, fp_s imag : real := 0.0;
begin
    x_real_converter : entity work.to_fp(behavioral)
         port map ( x_real, fp_x_real );
    x_imag_converter : entity work.to_fp(behavioral)
         port map ( x_imag, fp_x_imag );
    y_real_converter : entity work.to_fp(behavioral)
         port map ( y_real, fp_y_real );
    y_imag_converter : entity work.to_fp(behavioral)
         port map ( y_imag, fp_y_imag );
    s_real_converter : entity work.to_vector(behavioral)
         port map ( fp_s_real, s_real );
    s_imag_converter : entity work.to_vector(behavioral)
         port map ( fp_s_imag, s_imag );
```

Convertor components are placed between the inputs and MAC structure to convert data

Direct instantiation—no component definition is needed

The main process

Main PROCESS- handling reset

```
behavior : process (clk) is
         if rising_edge(clk) then
              if To_X01(clr) = '1' then
              else
                  real_sum := real_product + real_sum;
                  real_accumulator_ovf := real_accumulator_ovf
                                         or real_sum < -16.0
                                         or real_sum >= +16.0;
                  imag_sum := imag_product + imag_sum;
                  imag_accumulator_ovf := imag_accumulator_ovf
                                         or imag_sum < -16.0
                                         or imag_sum >= +16.0;
              end if;
                                        x_real -
                                                                                               ➤ s_real
                                       x_imag -
                                                                                              → ovf
                                        y_real
                                                                                               → s_imag
                                       y_imag
```

behavior: process (clk) is -- update product registers using partial products real_product := real_part_product_1 - real_part_product_2; imag_product := imag_part_product_1 + imag_part_product_2; -- update partial product registers using latched inputs real_part_product_1 := input_x_real * input_y_real; real_part_product_2 := input_x_imag * input_y_imag; imag_part_product_1 := input_x_real * input_y_imag; imag_part_product_2 := input_x_imag * input_y_real; -- update input registers using MAC inputs input_x_real := fp_x_real; input_x_imag := fp_x_imag; input_y_real := fp_y_real; input_y_imag := fp_y_imag; x_real · end process behavior; → s_real x_imag --> ovf y_real > s_imag y_imag

```
-- update product registers using partial products
         real_product := real_part_product_1 - real_part_product_2;
         imag_product := imag_part_product_1 + imag_part_product_2;
         -- update partial product registers using latched inputs
         real_part_product_1 := input_x_real * input_y_real;
         real_part_product_2 := input_x_imag * input_y_imag;
         imag_part_product_1 := input_x_real * input_y_imag;
         imag_part_product_2 := input_x_imag * input_y_real;
         — update input registers using MAC inputs
         input_x_real := fp_x_real;
         input_x_imag := fp_x_imag;
                                              Start from the last register and calculate the result
         input_y_real := fp_y_real;
                                              (input of the next register) based on inputs.
         input_y_imag := fp_y_imag;
                                              Why starting from the last one? Why don't we start
    end if:
                                              form the (first) register?
end process behavior;
                         ×
                         ×
                               pipeline
                                                  pipeline
                                                                       accumulator
              input
             register
                               register
                                                   register
```

Generating final output

Reference

• See chapter 6 of "The designers guide to VHDL" for a complete design

Exercise

• Write a VHDL code to implement a pipelined datapath with highest throughput for *f*. Assume the latency of the addition, multiplication, and division operations are 12, 45, and 50 ms, respectively. The register latency is 2 ms. Use the real data type for the ports and predefined VHDL operations for real in the low-level entities.

$$f = ((a \times b + c \times d)/d)^2$$