Microprocessor System Design DRAM Interfacing


Omid Fatemi (omid@fatemi.net)

Outline


- A Dynamic cell
- Reading / Writing DRAM
- RAS / CAS signals
- DRAM in PC
 - RAS, CAS and address select generation
 - Address multiplexing
- Wait state generation for IO access

Dynamic RAM


- Capacitor can hold charge
- Transistor acts as gate
- No charge is a 0
- Can close switch & add charge to store a 1
- Then open switch (disconnect)
- Can read by closing switch
 - Sense amps



Hydraulic Analogy



Reading




DRAM Refreshing

Refresh


- Destructive read
- Also, there's steady leakage
- Charge must be restored periodically

DRAM Logical Diagram




DRAM Read Signaling

Lower pin count by using same pins for row and column addresses




Standard DRAM Timing




| DRAM | RAS Access (tRAC) (ns) | Read Cycle (tRC) (ns) | RAS Precharge (tpp) (ns) |
|-------------|------------------------|-----------------------|--------------------------|
| MCM44100-60 | 60 | 110 | 45 |
| MCM44100-70 | - 70 | 130 | 50 |
| MCM44100-80 | 80 | 150 | 60 |

(Reprinted by permission of Motorola Corporation, Copyright Motorola Corp. 1993)


DRAM Write Timing




DRAM Address Select



DRAM Timing (signal To: Row, Read, RAS generation)



DRAM Connections in PC



PC RAM Interface




Figure 3-16. IBM PC DRAM Selection for 00000 - 3FFFF
[Reprinted by permission from "IBM Technical Reference" c. 1984 by International Business Machines Corporation)

Wait State Generation




Figure 3-21. Wait-State Generation Circuitry
(Reprinted by permission from "IBM Technical Reference" c. 1984 by International Business Machines Corporation)

DRAM Refresh

- Many strategies
- Logic on chip
- Here a row counter

