Microprocessor System Design Timers


Omid Fatemi (omid@fatemi.net)

Outline

- Timers / counters / Watchdog timers
- 8253/4 description
- Programming the counters
- 8253 in a PC
- Generating sound
- Various modes of operation

Timers, counters, watchdog timers

- Timer: measures time intervals
 - To generate timed output events
 - » e.g., hold traffic light green for 10 s
 - To measure time between events
 - » e.g., measure a car's speed
- Based on counting clock pulses
 - » E.g., for a 100 MHz clock, Clk period would be 10 ns
 - » And we count 20,000 Clk pulses
 - » Then 200 microseconds have passed
 - \rightarrow 16-bit counter would count up to 2¹⁶ = 65,535*10 ns \rightarrow 655.35 μs (range), with a resolution of 10 ns
 - » Top: indicates top count reached, wrap-around
 - » How can we measure a time interval larger than the range?




cnt: # of clock pulses since the counter was last reset (set to zero).

Counters

- Counter: like a timer, but counts pulses on a general input signal rather than clock
 - e.g., count cars passing over a sensor
 - We can often configure device as either a timer or counter
 - Counters and timers can be combined to measure rates, such as the speed of a car (# of times wheel rotates in one second).


Timer/counter




Other timer structures

Interval timer

- Indicates when desired time interval has passed
- We set terminal count to desired interval
 - » Number of clock cycles = Desired time interval / Clock period
 - » If f_{clock} =100 MHZ, how many times do we need to count to reach 3 μ s?
 - » Top both resets the counter, and informs us when the count is up. It is typically connected to an interrupt.
 - » We can also set the count back from terminal count to zero.
- Cascaded counters
- Prescaler
 - Divides clock
 - Increases range, decreases resolution.



Example: Reaction Timer



- Measure time between turning light on and user pushing button
 - 16-bit timer, clk period is 83.33 ns (12 MHz), counter increments every 6 instruction cycles
 - Resolution = 6*83.33=0.5 microsec (too high).
 - Range = 65535*0.5 microseconds = 32.77 ms (too low for this application)
 - Want program to count 100s of ms, w/o a prescalar, how the extend the range…?
 - Initialize timer such that it will overflow in 1 ms, then count the number of overflows!
 - » 1 ms→1 ms/(0.5 µs/inst.cycle) →2000 inst. cycles
 - » so initialize counter to 65535 2000 = 63535
 - » Counts from 63535 \rightarrow 65535 in 1 ms \rightarrow overflow
 - » What inaccuracy does this solution have?

```
/* pseudocode */
 #define MS INIT
                       63535
  void main(void){
    int count milliseconds = 0;
    configure timer mode
   set Cnt to MS INIT
    wait a random amount of time
    turn on indicator light
   start timer
while (user has not pushed reaction button){
    if(Top) {
     stop timer
     set Cnt to MS INIT
     start timer
     reset Top
     count milliseconds++;
 turn light off
 printf("time: %i ms", count milliseconds);
```

Watchdog Timer

- Instead of timer generating a signal every X time units, we must reset timer every X time unit, else timer generates a signal (timeout!)
- Under normal operation, we deliberately reset the watch-dog timer every so often.
- Timer out is typically connected to the μP interrupt in. Common use: detect failure, self-reset

```
esc prescaler clk prescaler overflow scalereg overflow timereg to system reset or interrupt
```

```
/* main.c */
                                                 watchdog reset routine(){
                                                 /* checkreg is set so we can load value
                                                 into timereg. Zero is loaded into scalereg
main(){
                                                 and 11070 is loaded into timereg */
  wait until card inserted
 call watchdog reset routine
                                                   checkreg = 1
                                                   scalereg = 0
  while(transaction in progress){
   if(button pressed){
                                                   timereg = 11070
     perform corresponding action
     call watchdog reset routine
                                                 void interrupt service routine(){
                                                   eject card
/* if watchdog reset routine not called every
                                                   reset screen
< 2 minutes, interrupt service routine is
called */
```

 \rightarrow timereg range: 2*(2¹⁶-1)=131070 ms

→ timereg = 11,070

University of Tehran 7

8253/54 Chip

- Main function:
 - Dividing clock frequency
- Three counters
- Models

- 8253: 2 MHz


- 8254: 8 MHz


- 8254-2: 10 MHz

Addressing 8253


#CS	A 1	A 0	Port
0	0	0	Counter0
0	0	1	Counter1
0	1	0	Counter2
0	1	1	Control register
1	x	x	Not selected

Pin Description





Control Word



Example

Pin \overline{CS} of a given 8253/54 is activated by binary address A7 - A2 =100101.

- (a) Find the port addresses assigned to this 8253/54.
- (b) Find the configuration for this 8253/54 if the control register is programmed as follows.

MOV AL,00110110 OUT 97H,AL

Example 5-2

Use the port addresses in Example 5-1 to program:

(a) counter 0 for binary count of mode 3 (square wave) to divide CLK0 by number 4282 (BCD)

(b) counter 2 for binary count of mode 3 (square wave) to divide CLK2 by number C26A hex

(c) Find the frequency of OUT0 and OUT2 in (a) and (b) if CLK0 =1.2 MHz, CLK2 = 1.8 MHz.

Solution:

8253 Decoding in PC




Figure 5-3. 8253 Port Selection in the PC/XT

PC Board




Figure 5-4. 8253 Chip Connections in the PC

Timers in PC

- Counter 0
 - IRQ0 TOD (time of day)
 - 18.2 Hz (1.193 MHz / 65536)
 - Mode 3, control word: 36H
- Summarizing the above gives the following control word:

 D7 D6 D5 D4 D3 D2 D1 D0

 0 0 1 1 0 1 1 0 = 36H

 The programming of counter 0 is as follows:

 MOV AL,36H ;control word

 OUT 43H,AL ;to control register of 8253

 MOV AL,00 ;00 LSB and MSB of the divisor

 OUT 40H,AL ;LSB to timer 0

 OUT 40H,AL ;MSB to timer 0

- Counter 1
 - DRAM refresh using DMA (at least every .015ms)
 - $-2 \text{ ms} / 128 \text{ rows} = .015 \text{ ms} (.015 \text{ms} = 66278 \text{Hz} \rightarrow 1.193/18)$
 - Mode 2, control word: 54H
- Counter 2
 - Speaker and PC5
 - 896 Hz (1.193MHz / 1331)
 - Mode 3, control word: B6H
 - GATE2 is connected to PB0 (port 61H)

Time Delay in PC

Using software

- » MOV CX, N
- » AGAIN: Loop AGAIN (17 clock cycles)
- More than N * T(210ns) * 17
 - » SUB CX,CX
 - » G7: Loop G7 (234ms or better 250ms)
 - » DEC BL
 - » JNZ G7

Hardware

- PB4 of port 61H toggle every 15.085 micro
- Delay.com program

Music Using Beep

```
DELAY
          PROC
                    NEAR
          MOV
                    CX.16578
                                  :16578 x 15.08 microsec = 250 ms
          PUSH
                    AX
WAIT:
                    AL,61H
          IN
          AND
                    AL,10H
                                  ;check PB4
          CMP
                    AL.AH
                                 ;did it just change?
          JΕ
                    WAIT
                                 wait for change
          MOV
                    AH.AL
                                 save the new PB4 status
          LOOP
                    WAIT
                                  decrement CX and continue
                                 :until CX becomes 0
          POP
                    ΑX
          RET
DELAY
          ENDP
DELAY_OFF
             PROC NEAR
                                 :331 x 15.08 micro sec = 5 ms
             MOV CX,331
             PUSH AX
                    AL.61H
WAIT:
             IN
             AND AL,10H
                                 ;check P84
                                 ;did it just change?
             CMP AL,AH
                                 :wait for change
             JΕ
                    WAIT
             MOV AH.AL
                                  save the new PB4 status
             LOOP WAIT
                                  continue until CX becomes 0
             POP AX
             RET
DELAY_OFF
             ENDP
      The following creates a delay for the 8088-based PC/XT of 4.7 MI
DELAY
             PROC NEAR
             SUB CX,CX
             LOOP G7
G7:
             RET
ELAY
             ENDP
```

Music Program

control byte:counter2,lsb,msb,binary MOV AL,0B6H OUT 43H,AL send the control byte to control reg ;load the counter2 value for D3 and play it for 250 ms MOV AX,1FB4H for D3 note OUT 42H,AL the low byte MOV ALAH D3 note OUT 42H,AL the high byte turn the speaker on IN AL,61H get the current setting of port b MOV AH,AL save it OR AL,00000011B ; make pb0 = 1 and pb1 = 1OUT 61H,AL turn the speaker on CALL DELAY play this note for 250 ms MOV AL,AH get the original setting of port b OUT 61H.AL turn off the speaker CALL DELAY OFF speaker off for this duration load the counter2 value for A3 and play it for 500 ms MOV AX,152FH for A3 note OUT 42H,AL ;the low byte A3 note MOV AL,AH OUT 42H,AL the high byte turn the speaker on IN AL,61H get the current setting of port b MOV AH,AL save it AL,00000011B ;make PB0 =1 and PB1 =1 OUT 61H.AL turn the speaker on CALL DELAY ;play for 250 ms CALL DELAY play for another 250 ms MOV ALAH get the original setting of port b OUT 61H,AL turn off the speaker CALL DELAY OFF speaker off for this duration ;toad the counter2 value for A4 and play it for 500 ms MOV AX.0A97H ;for A4 note OUT 42H.AL ;the low byte A4 note MOV AL,AH OUT 42H.AL the high byte turn the speaker on AL,61H get the current setting of port b MOV AH,AL ;save it AL,00000011B ;make PB0 =1 and PB1 =1

OUT 61H,AL

CALL DELAY

MOV AL, AH

OUT 61H,AL

turn the speaker on

turn off the speaker

get the original setting of port b

play for 250 ms

University of Tehran 19

Output Shapes in PC





Figure 5-6, 8253/54 Out Timing Diagrams in the PC


Mode 0

- Interrupt on terminal count
- Low for N*T then high (Remain high until new control word or count number)



Programmable One Shot (mode 1)


- Programmable one-shot (hardware triggerable one shot)
- 0 to 1 on GATE (low for N*T)



University of Tehran 22


Rate Generator (mode 2)

- Rate generator (divide by N counter)
- High for N*T and low for 1*T
- As long as GATE



Square Wave (Mode 3)

- Square wave rate generator
- Low N/2 high N/2 ((N+1)/2 if N odd)



Mode 4

- Software triggered strobe
- Starts upon loading the count
- High for N*T low for 1 and then high

If CLK0 = 1 MHz, GATE0 = 1, and N = 600, show the shape of OUT0 where counter 0 is programmed for mode 4.

Solution:

Since the CLK0 period is 1 µs, after the count is loaded OUT0 will be high for 600 µs and will go low for 1 µs. Then it will go high again and stay high until the counter is reprogrammed, as shown be low.

GATE0 = 1

OUT0


Mode 5

- Hardware triggered strobe
- 0 to 1 pulse on GATE

In Example 5-13, assume that GATE1 is retriggered after 150 pulses. Show the output for OUT1.

Solution:

If GATE1 is retriggered after 150 clock pulses into the countdown, COUNT1 is reloaded with N = 400 and the counts begins again, making the OUT1 pulse duration 550 μ s, as shown next.



ehran 26

Exercises from Book

- Text book, Vol. 2 (Page 189-191)
- Problems 3, 8, 18, 20, 29