-
Notifications
You must be signed in to change notification settings - Fork 5
/
immintrin.inc
1759 lines (1619 loc) · 40.4 KB
/
immintrin.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
ifndef _INCLUDED_IMM
define _INCLUDED_IMM
.pragma list(push, 0)
ifndef __LIBC_INC
include libc.inc
endif
ifndef _M_IX86
ifndef _M_X64
.err <This header is specific to X86 and X64 targets>
endif
endif
include wmmintrin.inc
__m256 union
m256_f32 real4 8 dup(?)
__m256 ends
__m256d struc
m256d_f64 real8 4 dup(?)
__m256d ends
__m256i union
m256i_i8 sbyte 32 dup(?)
m256i_i16 sword 16 dup(?)
m256i_i32 sdword 8 dup(?)
m256i_i64 sqword 4 dup(?)
m256i_u8 db 32 dup(?)
m256i_u16 dw 16 dup(?)
m256i_u32 dd 8 dup(?)
m256i_u64 dq 4 dup(?)
__m256i ends
_CMP_EQ_OQ equ 0x00
_CMP_LT_OS equ 0x01
_CMP_LE_OS equ 0x02
_CMP_UNORD_Q equ 0x03
_CMP_NEQ_UQ equ 0x04
_CMP_NLT_US equ 0x05
_CMP_NLE_US equ 0x06
_CMP_ORD_Q equ 0x07
_CMP_EQ_UQ equ 0x08
_CMP_NGE_US equ 0x09
_CMP_NGT_US equ 0x0A
_CMP_FALSE_OQ equ 0x0B
_CMP_NEQ_OQ equ 0x0C
_CMP_GE_OS equ 0x0D
_CMP_GT_OS equ 0x0E
_CMP_TRUE_UQ equ 0x0F
_CMP_EQ_OS equ 0x10
_CMP_LT_OQ equ 0x11
_CMP_LE_OQ equ 0x12
_CMP_UNORD_S equ 0x13
_CMP_NEQ_US equ 0x14
_CMP_NLT_UQ equ 0x15
_CMP_NLE_UQ equ 0x16
_CMP_ORD_S equ 0x17
_CMP_EQ_US equ 0x18
_CMP_NGE_UQ equ 0x19
_CMP_NGT_UQ equ 0x1A
_CMP_FALSE_OS equ 0x1B
_CMP_NEQ_OS equ 0x1C
_CMP_GE_OQ equ 0x1D
_CMP_GT_OQ equ 0x1E
_CMP_TRUE_US equ 0x1F
_mm_loadreg macro reg, arg
ifidn @SubStr(arg,1,1),<&>
lea reg,@SubStr(arg,2)
elseifdif <arg>,<reg>
mov reg,arg
endif
retm<reg>
endm
_mm_getptr macro arg, reg:=<rax>
ifidn @SubStr(arg,1,1),<&>
lea reg,@SubStr(arg,2)
exitm<[reg]>
elseifidn @SubStr(arg,1,1),<[>
exitm<arg>
elseif (.type arg) eq 48
exitm<[arg]>
endif
exitm<arg>
endm
_mm256_add_pd macro a, b
vaddpd a,a,b
retm<a>
endm
_mm256_add_ps macro a, b
vaddps a,a,b
retm<a>
endm
_mm256_addsub_pd macro a, b
vaddsubpd a,a,b
retm<a>
endm
_mm256_addsub_ps macro a, b
vaddsubps a,a,b
retm<a>
endm
_mm256_and_pd macro a, b
vandpd a,a,b
retm<a>
endm
_mm256_and_ps macro a, b
vandps a,a,b
retm<a>
endm
_mm256_andnot_pd macro a, b
vandnpd a,a,b
retm<a>
endm
_mm256_andnot_ps macro a, b
vandnps a,a,b
retm<a>
endm
_mm256_blend_pd macro a, b, i
vblendpd a,a,b,i
retm<a>
endm
_mm256_blend_ps macro a, b, i
vblendps a,a,b,i
retm<a>
endm
_mm256_blendv_pd macro a, b, i
vblendvpd a,a,b,i
retm<a>
endm
_mm256_blendv_ps macro a, b, i
vblendvps a,a,b,i
retm<a>
endm
_mm256_div_pd macro a, b
vdivpd a,a,b
retm<a>
endm
_mm256_div_ps macro a, b
vdivps a,a,b
retm<a>
endm
_mm256_dp_ps macro a, b, i
vdpps a,a,b,i
retm<a>
endm
_mm256_hadd_pd macro a, b
vhaddpd a,a,b
retm<a>
endm
_mm256_hadd_ps macro a, b
vhaddps a,a,b
retm<a>
endm
_mm256_hsub_pd macro a, b
vhsubpd a,a,b
retm<a>
endm
_mm256_hsub_ps macro a, b
vhsubps a,a,b
retm<a>
endm
_mm256_max_pd macro a, b
vmaxpd a,a,b
retm<a>
endm
_mm256_max_ps macro a, b
vmaxps a,a,b
retm<a>
endm
_mm256_min_pd macro a, b
vminpd a,a,b
retm<a>
endm
_mm256_min_ps macro a, b
vminps a,a,b
retm<a>
endm
_mm256_mul_pd macro a, b
vmulpd a,a,b
retm<a>
endm
_mm256_mul_ps macro a, b
vmulps a,a,b
retm<a>
endm
_mm256_or_pd macro a, b
vorpd a,a,b
retm<a>
endm
_mm256_or_ps macro a, b
vorps a,a,b
retm<a>
endm
_mm256_shuffle_pd macro a, b, i
vshufpd a,a,b,i
retm<a>
endm
_mm256_shuffle_ps macro a, b, i
vshufps a,a,b,i
retm<a>
endm
_mm256_sub_pd macro a, b
vsubpd a,a,b
retm<a>
endm
_mm256_sub_ps macro a, b
vsubps a,a,b
retm<a>
endm
_mm256_xor_pd macro a, b
vxorpd a,a,b
retm<a>
endm
_mm256_xor_ps macro a, b
vxorps a,a,b
retm<a>
endm
_mm_cmp_pd macro a, b, imm
cmppd a,b,imm
retm<a>
endm
_mm256_cmp_pd macro a, b, imm
vcmppd a,a,b,imm
retm<a>
endm
_mm_cmp_ps macro a, b, imm
cmpps a,b,imm
retm<a>
endm
_mm256_cmp_ps macro a, b, imm
vcmpps a,a,b,imm
retm<a>
endm
_mm_cmp_sd macro a, b, imm
cmpsd a,b,imm
retm<a>
endm
_mm_cmp_ss macro a, b, imm
cmpss a,b,imm
retm<a>
endm
_mm_comi_sd macro a, b, imm
cmpsd a,b,imm
retm<a>
endm
_mm_comi_ss macro a, b, imm
cmpss a,b,imm
retm<a>
endm
_mm256_cvtepi32_pd macro x:=<xmm0>
vcvtdq2pd ymm0,x
retm<ymm0>
endm
_mm256_cvtepi32_ps macro x:=<xmm0>
vcvtdq2ps ymm0,x
retm<ymm0>
endm
_mm256_cvtpd_ps macro y:=<ymm0>
vcvtpd2ps xmm0,y
retm<xmm0>
endm
_mm256_cvtps_epi32 macro y:=<ymm0>
vcvtps2dq y,y
retm<y>
endm
_mm256_cvtps_pd macro x:=<xmm0>
vcvtps2pd ymm0,x
retm<ymm0>
endm
_mm256_cvttpd_epi32 macro y:=<ymm0>
vcvttpd2dq xmm0,y
retm<xmm0>
endm
_mm256_cvtpd_epi32 macro y:=<ymm0>
vcvtpd2dq xmm0,y
retm<xmm0>
endm
_mm256_cvttps_epi32 macro y:=<ymm0>
vcvttps2dq y,y
retm<y>
endm
_mm256_extractf128_ps macro y:=<ymm0>, imm:=<0>
vextractf128 xmm0,y,imm
retm<xmm0>
endm
_mm256_extractf128_pd macro y:=<ymm0>, imm:=<0>
vextractf128 xmm0,y,imm
retm<xmm0>
endm
_mm256_extractf128_si256 macro y:=<ymm0>, imm:=<0>
vextractf128 xmm0,y,imm
retm<xmm0>
endm
_mm256_zeroall macro
vzeroall
retm<>
endm
_mm256_zeroupper macro
vzeroupper
retm<>
endm
_mm256_permutevar_ps macro y:=<ymm0>, yi:=<ymm1>
vpermilps y,y,yi
retm<y>
endm
_mm_permutevar_ps macro x:=<xmm0>, xi:=<xmm1>
vpermilps x,x,xi
retm<y>
endm
_mm256_permute_ps macro y:=<ymm0>, imm:=<0>
vpermilps y,y,imm
retm<y>
endm
ifdef _XM_NO_INTRINSICS_
_mm_permute_ps proto __cdecl :oword, :sdword
else
_mm_permute_ps macro x:=<xmm0>, imm:req
vpermilps x,x,imm
retm<x>
endm
endif
_mm256_permutevar_pd macro y:=<ymm0>, yi:=<ymm1>
vpermilpd y,y,yi
retm<y>
endm
_mm_permutevar_pd macro x:=<xmm0>, xi:=<xmm1>, xr:=<xmm0>
vpermilpd xr,x,xi
retm<xr>
endm
_mm256_permute_pd macro y:=<ymm0>, imm:=<0>
vpermilpd y,y,imm
retm<y>
endm
_mm_permute_pd macro x:=<xmm0>, imm:=<0>
vpermilpd x,x,imm
retm<x>
endm
_mm256_permute2f128_ps macro y:=<ymm0>, yi:=<ymm1>, imm:=<0>
vperm2f128 y,y,yi,imm
retm<y>
endm
_mm256_permute2f128_pd macro y:=<ymm0>, yi:=<ymm1>, imm:=<0>
vperm2f128 y,y,yi,imm
retm<y>
endm
_mm256_permute2f128_si256 macro y:=<ymm0>, yi:=<ymm1>, imm:=<0>
vperm2f128 y,y,yi,imm
retm<y>
endm
_mm256_broadcast_ss macro ptr_real4, yr:=<ymm0>
vbroadcastss yr,_mm_getptr(ptr_real4)
retm<yr>
endm
_mm_broadcast_ss macro ptr_real4, xr:=<xmm0>
vbroadcastss xr,_mm_getptr(ptr_real4)
retm<xr>
endm
_mm256_broadcast_sd macro ptr_real8, yr:=<ymm0>
vbroadcastsd yr,_mm_getptr(ptr_real8)
retm<yr>
endm
_mm256_broadcast_ps macro ptr_m128, yr:=<ymm0>
vbroadcastf128 yr,_mm_getptr(ptr_m128)
retm<yr>
endm
_mm256_broadcast_pd macro ptr_m128, yr:=<ymm0>
vbroadcastf128 yr,_mm_getptr(ptr_m128)
retm<yr>
endm
_mm256_insertf128_ps macro y:=<ymm0>, x:=<xmm1>, imm:=<0>
vinsertf128 y,y,x,imm
retm<y>
endm
_mm256_insertf128_pd macro y:=<ymm0>, x:=<xmm1>, imm:=<0>
vinsertf128 y,y,x,imm
retm<y>
endm
_mm256_insertf128_si256 macro y:=<ymm0>, x:=<xmm1>, imm:=<0>
vinsertf128 y,y,x,imm
retm<y>
endm
_mm256_load_pd macro ptr_real8, yr:=<ymm0>
vmovupd yr,_mm_getptr(ptr_real8)
retm<yr>
endm
_mm256_store_pd macro ptr_real8, yr:=<ymm0>
vmovupd _mm_getptr(ptr_real8),yr
retm<>
endm
_mm256_load_ps macro ptr_real4, yr:=<ymm0>
vmovups yr,_mm_getptr(ptr_real4)
retm<yr>
endm
_mm256_store_ps macro ptr_real4, yr:=<ymm0>
ifdif <ptr_real4>,<yr>
vmovups ptr_real4,yr
endif
retm<ptr_real4>
endm
_mm256_loadu_pd macro ptr_real8, yr:=<ymm0>
vmovupd yr,ptr_real8
retm<yr>
endm
_mm256_storeu_pd macro ptr_real8, yr:=<ymm0>
vmovupd ptr_real8,yr
retm<>
endm
_mm256_loadu_ps macro ptr_real4, yr:=<ymm0>
vmovups yr,ptr_real4
retm<yr>
endm
_mm256_storeu_ps macro ptr_real4, yr:=<ymm0>
vmovups ptr_real4,yr
retm<>
endm
_mm256_load_si256 macro ptr_yword, yr:=<ymm0>
vmovupd yr,ptr_yword
retm<yr>
endm
_mm256_store_si256 macro ptr_yword, yr:=<ymm0>
vmovdqu ptr_yword,yr
retm<>
endm
_mm256_loadu_si256 macro ptr_yword, yr:=<ymm0>
vmovupd yr,ptr_yword
retm<yr>
endm
_mm256_storeu_si256 macro ptr_yword, yr:=<ymm0>
vmovdqu ptr_yword,yr
retm<>
endm
_mm256_loadu2_m128 macro hiaddr, loaddr
exitm<_mm256_set_m128(_mm_loadu_ps(hiaddr), _mm_loadu_ps(loaddr))>
endm
_mm256_loadu2_m128d macro hiaddr, loaddr
exitm<_mm256_set_m128d(_mm_loadu_pd(hiaddr), _mm_loadu_pd(loaddr))>
endm
_mm256_loadu2_m128i macro hiaddr, loaddr
exitm<_mm256_set_m128i(_mm_loadu_si128(hiaddr), _mm_loadu_si128(loaddr))>
endm
_mm256_storeu2_m128 macro hiaddr, loaddr, y
_mm_loadreg(rcx, hiaddr)
_mm_loadreg(rdx, loaddr)
ifdif <y>,<ymm0>
vmovaps ymm0,y
endif
vextractf128 xmm1,ymm0,1
vmovups [rdx],xmm0
vmovups [rcx],xmm1
exitm<>
endm
_mm256_storeu2_m128d equ <_mm256_storeu2_m128>
_mm256_storeu2_m128i equ <_mm256_storeu2_m128>
_mm256_maskload_pd macro ptr_real8, y:=<ymm0>
_mm_loadreg(rcx, ptr_real8)
vmaskmovpd ymm0,y,[rcx]
retm<ymm0>
endm
_mm256_maskstore_pd macro ptr_real8, y:=<ymm0>, yi:=<ymm1>
_mm_loadreg(rcx, ptr_real8)
vmaskmovpd [rcx],y,yi
retm<>
endm
_mm_maskload_pd macro ptr_real8, x:=<xmm0>
_mm_loadreg(rcx, ptr_real8)
vmaskmovpd x,x,[rcx]
retm<x>
endm
_mm_maskstore_pd macro ptr_real8, x:=<xmm0>, xi:=<xmm1>
_mm_loadreg(rcx, ptr_real8)
vmaskmovpd [rcx],x,xi
retm<>
endm
_mm256_maskload_ps macro ptr_real4, y:=<ymm0>
vmaskmovps y,y,ptr_real4
retm<y>
endm
_mm256_maskstore_ps macro ptr_real4, mask:=<ymm0>, a:=<ymm1>
vmaskmovps ptr_real4,mask,a
retm<>
endm
_mm_maskload_ps macro ptr_real4, x:=<xmm0>
_mm_loadreg(rcx, ptr_real4)
vmaskmovps x,x,[rcx]
retm<x>
endm
_mm_maskstore_ps macro ptr_real4, x:=<xmm0>, xi:=<xmm1>
_mm_loadreg(rcx, ptr_real4)
vmaskmovps [rcx],x,xi
retm<>
endm
_mm256_movehdup_ps macro y:=<ymm0>
vmovshdup y,y
retm<y>
endm
_mm256_moveldup_ps macro y:=<ymm0>
vmovsldup y,y
retm<y>
endm
_mm256_movedup_pd macro y:=<ymm0>
vunpcklpd y,y,y
retm<y>
endm
_mm256_lddqu_si256 macro ptr_real8, yr:=<ymm0>
vlddqu yr,ptr_real8
retm<yr>
endm
_mm256_stream_si256 macro ptr_yword, y:=<ymm0>
vmovntdq ptr_yword,y
retm<>
endm
_mm256_stream_pd macro ptr_real8, y:=<ymm0>
vmovntpd ptr_real8,y
retm<>
endm
_mm256_stream_ps macro ptr_real4, y:=<ymm0>
vmovntps ptr_real4,y
retm<>
endm
_mm256_rcp_ps macro y:=<ymm0>
vrcpps y,y
retm<y>
endm
_mm256_rsqrt_ps macro y:=<ymm0>
vrsqrtps y,y
retm<y>
endm
_mm256_sqrt_pd macro y:=<ymm0>
vsqrtpd y,y
retm<y>
endm
_mm256_sqrt_ps macro y:=<ymm0>
vsqrtps y,y
retm<y>
endm
_mm256_round_pd macro y, imm
vroundpd y,y,imm
retm<y>
endm
_mm256_ceil_pd macro val
exitm<_mm256_round_pd((val), _MM_FROUND_CEIL)>
endm
_mm256_floor_pd macro val
exitm<_mm256_round_pd((val), _MM_FROUND_FLOOR)>
endm
_mm256_round_ps macro y, imm
vroundps y,y,imm
retm<y>
endm
_mm256_ceil_ps macro val
exitm<_mm256_round_ps((val), _MM_FROUND_CEIL)>
endm
_mm256_floor_ps macro val
exitm<_mm256_round_ps((val), _MM_FROUND_FLOOR)>
endm
_mm256_unpackhi_pd macro y:=<ymm0>, yi:=<ymm1>
vunpckhpd y,y,yi
retm<y>
endm
_mm256_unpackhi_ps macro y:=<ymm0>, yi:=<ymm1>
vunpckhps y,y,yi
retm<y>
endm
_mm256_unpacklo_pd macro y:=<ymm0>, yi:=<ymm1>
vunpcklpd y,y,yi
retm<y>
endm
_mm256_unpacklo_ps macro y:=<ymm0>, yi:=<ymm1>
vunpcklps y,y,yi
retm<y>
endm
_mm256_testz_si256 macro y, yi
vptest y,yi
retm<ZERO?>
endm
_mm256_test_all_zeros macro m, val
exitm<_mm256_testz_si256((m), (val))>
endm
_mm256_testc_si256 macro y, yi
vptest y,yi
retm<CARRY?>
endm
_mm256_test_all_ones macro val
exitm<_mm256_testc_si256((val), _mm256_cmpeq_epi32((val),(val)))>
endm
_mm256_testnzc_si256 macro y, yi
vptest y,yi
retm<!CARRY? && !ZERO?>
endm
_mm256_test_mix_ones_zeros macro m, val
exitm<_mm256_testnzc_si256((m), (val))>
endm
_mm256_testz_pd macro y, yi
vtestpd y,yi
retm<ZERO?>
endm
_mm256_testc_pd macro y, yi
vtestpd y,yi
retm<CARRY?>
endm
_mm256_testnzc_pd macro y, yi
vtestpd y,yi
retm<!CARRY? && !ZERO?>
endm
_mm_testz_pd macro x, xi
vtestpd x,xi
retm<ZERO?>
endm
_mm_testc_pd macro x, xi
vtestpd x,xi
retm<CARRY?>
endm
_mm_testnzc_pd macro x, xi
vtestpd x,xi
retm<!CARRY? && !ZERO?>
endm
_mm256_testz_ps macro y, yi
vtestps y,yi
retm<ZERO?>
endm
_mm256_testc_ps macro y, yi
vtestps y,yi
retm<CARRY?>
endm
_mm256_testnzc_ps macro y, yi
vtestps y,yi
retm<!CARRY? && !ZERO?>
endm
_mm_testz_ps macro x, yi
vtestps x,xi
retm<ZERO?>
endm
_mm_testc_ps macro x, yi
vtestps x,xi
retm<CARRY?>
endm
_mm_testnzc_ps macro x, xi
vtestps x,xi
retm<!CARRY? && !ZERO?>
endm
_mm256_movemask_pd macro y:=<ymm0>
vmovmskpd eax,y
retm<eax>
endm
_mm256_movemask_ps macro y:=<ymm0>
vmovmskps eax,y
retm<eax>
endm
_mm256_setzero_pd macro
vxorpd xmm0,xmm0,xmm0
retm<ymm0>
endm
_mm256_setzero_ps macro
vxorps xmm0,xmm0,xmm0
retm<ymm0>
endm
_mm256_setzero_si256 macro
vpxor xmm0,xmm0,xmm0
retm<ymm0>
endm
_mm256_set_epix macro ymm, op, args:vararg
.data
align 16
@@ label ymmword
op &args
.code
vmovupd ymm,@B
retm<ymm>
endm
_mm256_set_epi64x macro ymm, _1, _2, _3, _4
ifnb <_4>
exitm<_mm256_set_epix(ymm,dq,_4,_3,_2,_1)>
else
exitm<_mm256_set_epix(ymm0,dq,_4,_3,_2,_1)>
endif
endm
_mm256_set_epi32 macro ymm, _1,_2,_3,_4,_5,_6,_7,_8
ifnb <_8>
exitm<_mm256_set_epix(ymm,dd,_8,_7,_6,_5,_4,_3,_2,_1)>
else
exitm<_mm256_set_epix(ymm0,dd,_7,_6,_5,_4,_3,_2,_1,ymm)>
endif
endm
_mm256_set_epi16 macro _1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16
exitm<_mm256_set_epix(ymm0,dw,_16,_15,_14,_13,_12,_11,_10,_9,_8,_7,_6,_5,_4,_3,_2,_1)>
endm
_mm256_set_epi8 macro _1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32
_mm256_set_epix(ymm0,db,_32,_31,_30,_29,_28,_27,_26,_25,_24,_23,_22,_21,_20,_19,_18,_17,_16,_15,_14,_13,_12,_11,_10,_9,_8,_7,_6,_5,_4,_3,_2,_1)
retm<ymm0>
endm
_mm256_set_ps equ <_mm256_set_epi32>
_mm256_set_pd equ <_mm256_set_epi64x>
_mm256_set_m128 macro lo, hi
exitm<_mm256_insertf128_ps(_mm256_castps128_ps256(lo), (hi), 0x1)>
endm
_mm256_set_m128d macro lo, hi
exitm<_mm256_insertf128_pd(_mm256_castpd128_pd256(lo), (hi), 0x1)>
endm
_mm256_set_m128i macro lo, hi
exitm<_mm256_insertf128_si256(_mm256_castsi128_si256(lo), (hi), 0x1)>
endm
_mm256_setr_epi64x macro args:vararg
_mm256_set_epix(ymm0,dq,args)
retm<ymm0>
endm
_mm256_setr_epi32 macro args:vararg
_mm256_set_epix(ymm0,dd,args)
retm<ymm0>
endm
_mm256_setr_epi8 macro args:vararg
_mm256_set_epix(ymm0,db,args)
retm<ymm0>
endm
_mm256_setr_epi16 macro args:vararg
_mm256_set_epix(ymm0,dw,args)
retm<ymm0>
endm
_mm256_setr_ps equ <_mm256_setr_epi32>
_mm256_setr_pd equ <_mm256_setr_epi64x>
_mm256_setr_m128 macro lo, hi
exitm<_mm256_set_m128((hi), (lo))>
endm
_mm256_setr_m128d macro lo, hi
exitm<_mm256_set_m128d((hi), (lo))>
endm
_mm256_setr_m128i macro lo, hi
exitm<_mm256_set_m128i((hi), (lo))>
endm
_mm256_set1_epi64x macro q
exitm<_mm256_set_epi64x(q,q,q,q)>
endm
_mm256_set1_epi32 macro q
exitm<_mm256_set_epi32(q,q,q,q,q,q,q,q)>
endm
_mm256_set1_epi16 macro q
exitm<_mm256_set_epi16(q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q)>
endm
_mm256_set1_epi8 macro q
exitm<_mm256_set_epi8(q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q,q)>
endm
_mm256_set1_ps equ <_mm256_set1_epi32>
_mm256_set1_pd equ <_mm256_set1_epi64x>
_mm256_castpd_ps macro ymm
exitm<ymm>
endm
_mm256_castps_pd macro ymm
exitm<ymm>
endm
_mm256_castps_si256 macro ymm
exitm<ymm>
endm
_mm256_castpd_si256 macro ymm
exitm<ymm>
endm
_mm256_castsi256_ps macro ymm
exitm<ymm>
endm
_mm256_castsi256_pd macro ymm
exitm<ymm>
endm
_mm256_castps256_ps128 macro ymm
exitm<@CatStr(<xmm>,@SubStr(ymm,4))>
endm
_mm256_castpd256_pd128 macro ymm
exitm<@CatStr(<xmm>,@SubStr(ymm,4))>
endm
_mm256_castsi256_si128 macro ymm
exitm<@CatStr(<xmm>,@SubStr(ymm,4))>
endm
_mm256_castps128_ps256 macro xmm
exitm<@CatStr(<ymm>,@SubStr(xmm,4))>
endm
_mm256_castpd128_pd256 macro xmm
exitm<@CatStr(<ymm>,@SubStr(xmm,4))>
endm
_mm256_castsi128_si256 macro xmm
exitm<@CatStr(<ymm>,@SubStr(xmm,4))>
endm
_mm_cvtph_ps proto :oword {
vcvtph2ps xmm0, xmm0
}
_mm256_cvtph_ps proto :oword {
vcvtph2ps ymm0, xmm0
}
_mm_cvtps_ph proto x:oword, i:abs {
vcvtps2ph xmm0, xmm0, i
}
_mm256_cvtps_ph proto y:yword, i:abs {
vcvtps2ph xmm0, ymm0, i
}
_mm_undefined_ps equ <_mm_setzero_ps>
_mm_undefined_pd equ <_mm_setzero_pd>
_mm_undefined_si128 equ <_mm_setzero_si128>
_mm256_undefined_ps equ <_mm256_setzero_ps>
_mm256_undefined_pd equ <_mm256_setzero_pd>
_mm256_undefined_si256 equ <_mm256_setzero_si256>
_XCR_XFEATURE_ENABLED_MASK equ 0
_xgetbv proto :sdword {
xgetbv
shl rdx,32
or rax,rdx
}
_xsetbv proto :dword, :qword {
mov rax,rdx
shr rdx,32
xsetbv
}
_xsave proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsave qword ptr [rcx]
}
ifdef _M_X64
_xsave64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsave64 qword ptr [rcx]
}
endif
_xsaveopt proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsaveopt qword ptr [rcx]
}
ifdef _M_X64
_xsaveopt64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsaveopt64 qword ptr [rcx]
}
endif
_xsavec proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsavec qword ptr [rcx]
}
ifdef _M_X64
_xsavec64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsavec64 qword ptr [rcx]
}
endif
_xrstor proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xrstor qword ptr [rcx]
}
ifdef _M_X64
_xrstor64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xrstor64 qword ptr [rcx]
}
endif
_xsaves proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsaves qword ptr [rcx]
}
ifdef _M_X64
_xsaves64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xsaves64 qword ptr [rcx]
}
endif
_xrstors proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xrstors qword ptr [rcx]
}
ifdef _M_X64
_xrstors64 proto :ptr, :qword {
mov rax,rdx
shr rdx,32
xrstors64 qword ptr [rcx]
}
endif
_fxsave proto :ptr {
fxsave qword ptr [rcx]
}
ifdef _M_X64
_fxsave64 proto :ptr {
fxsave64 qword ptr [rcx]
}
endif
_fxrstor proto :ptr {
fxrstor qword ptr [rcx]
}
ifdef _M_X64
_fxrstor64 proto :ptr {
fxrstor64 qword ptr [rcx]
}
endif
_rdrand16_step proto :ptr word {
rdrand ax
mov [rcx],ax
mov ecx,1
mov eax,0
cmovb eax,ecx
}
_rdrand32_step proto :ptr dword {
rdrand eax
mov [rcx],eax
mov ecx,1
mov eax,0
cmovb eax,ecx
}
ifdef _M_X64
_rdrand64_step proto :ptr qword {
rdrand rax
mov [rcx],rax
mov ecx,1
mov eax,0
cmovb eax,ecx
}
endif
ifdef _M_X64
_readfsbase_u32 proto reg:abs=<eax> {
rdfsbase reg
}
_readgsbase_u32 proto reg:abs=<eax> {
rdgsbase reg
}
_readfsbase_u64 proto reg:abs=<rax> {
rdfsbase reg
}
_readgsbase_u64 proto reg:abs=<rax> {
rdgsbase reg
}
_writefsbase_u32 proto :dword {
wrfsbase ecx
}
_writegsbase_u32 proto :dword {
wrgsbase ecx
}
_writefsbase_u64 proto :qword {
wrfsbase rcx
}
_writegsbase_u64 proto :qword {
wrgsbase rcx
}
endif
_mm_fmadd_ps proto :oword, :oword, :oword {
vfmadd132ps xmm0, xmm2, xmm1
}
_mm_fmadd_pd proto :oword, :oword, :oword {
vfmadd231pd xmm2, xmm0, xmm1
movaps xmm0,xmm2
}
_mm_fmadd_ss proto :oword, :oword, :oword {
vfmadd213ss xmm0, xmm1, xmm2
}
_mm_fmadd_sd proto :oword, :oword, :oword {
vfmadd213sd xmm0, xmm1, xmm2
}
_mm_fmsub_ps proto :oword, :oword, :oword {
vfmsub132ps xmm0, xmm2, xmm1