EE2003 Assignment 2 Niranjan A. Kartha, EE21B095

P32. Restoring Division

Design a Verilog module that implements the restoring division algorithm. The module should take two 8-bit unsigned numbers (dividend and divisor) as inputs and produce an 8-bit quotient and an 8-bit remainder remainder.

Implementation

Two extra inputs, clk and reset have been introduced in order to control the module. The reset bit should be set high for one clock cycle once the inputs to the module are loaded. An output bit, ready, is set high when the computation is complete.

Two extra registers, state and rold, are used. The state register keeps track of how many bits have been divided, and rold is used to left-rotate the dividend to append bits to the partial remainder.

After the inputs have been loaded, quotient and remainder become ready after 7 clock cycles.

Source code

```
timescale 1ns / 1ps
2
  module divider(
3
       input clk,
4
       input [7:0] dividend,
       input [7:0] divisor,
       input reset, // should be high for one clock cycle after giving args
       output reg [7:0] quotient,
       output reg [7:0] remainder,
       output reg ready // is set to high once calculations are complete
10
  );
11
       reg [2:0] state; // internal state of the divider
12
       reg [7:0] rold; // to rotate the dividend left and append to remainder
13
14
       always @(posedge clk) begin
15
           if (reset == 1) begin
16
               ready = 0;
17
               state = 0;
               rold = dividend;
19
               quotient = 8'h00;
20
               remainder = 8'h00;
21
           end
           if (ready == 0) begin
               // append the leftmost bit of the dividend to remainder,
24
               // and left shift the dividend once
25
               remainder = {remainder[6:0], rold[7]};
26
               rold = {rold[6:0], 1'b0};
27
```

```
28
               // try subtracting
29
               remainder = remainder - divisor;
30
               // set quotient bit based on sign of result
31
               quotient = {quotient[6:0], ~remainder[7]};
               // rollback if result is negative
33
               if (remainder[7] == 1) remainder = remainder + divisor;
34
35
               // once the calculations are done, mark as ready
36
               if (state == 3'b111) ready = 1;
37
               // advance to the next state
               state = state + 1;
39
           end
40
       end
41
  endmodule
```

Testbench

```
`timescale 1ns / 1ps
  module divider_tb;
3
       reg clk = 1;
4
       always #5 clk = ~clk;
5
       reg [7:0] dividend;
       reg [7:0] divisor;
       reg reset = 0;
10
       wire [7:0] quotient;
11
       wire [7:0] remainder;
       wire ready;
13
14
       divider div(clk, dividend, divisor, reset, quotient, remainder, ready);
15
16
       initial begin
           dividend = 8'h90; // first input
           divisor = 8'h24;
19
           reset = 1;
20
           #10 reset = 0;
21
           #80 dividend = 8'hFF; // second input
22
           divisor = 8'h04;
           reset = 1;
           #10 reset = 0;
25
           #80 $finish;
26
       end
27
  endmodule
```

Outputs

Input 1 shows 144/12 = 4 with remainder 0. Input 2 shows 255/4 = 63 with remainder 3.

