

EE2003 Assignment 2

Niranjana A. Kartha, EE21B095

P32. Restoring Division

Design a Verilog module that implements the restoring division algorithm. The module should take two 8-bit unsigned numbers (**dividend** and **divisor**) as inputs and produce an 8-bit quotient **quotient** and an 8-bit remainder **remainder**.

Implementation

Two extra inputs, **clk** and **reset** have been introduced in order to control the module. The **reset** bit should be set high for one clock cycle once the inputs to the module are loaded. An output bit, **ready**, is set high when the computation is complete.

Two extra registers, **state** and **rold**, are used. The **state** register keeps track of how many bits have been divided, and **rold** is used to left-rotate the **dividend** to append bits to the partial **remainder**.

After the inputs have been loaded, **quotient** and **remainder** become ready after 7 clock cycles.

Source code

```
1  `timescale 1ns / 1ps
2
3  module divider(
4      input clk,
5      input [7:0] dividend,
6      input [7:0] divisor,
7      input reset, // should be high for one clock cycle after giving args
8      output reg [7:0] quotient,
9      output reg [7:0] remainder,
10     output reg ready // is set to high once calculations are complete
11 );
12     reg [2:0] state; // internal state of the divider
13     reg [7:0] rold; // to rotate the dividend left and append to remainder
14
15     always @(posedge clk) begin
16         if (reset == 1) begin
17             ready = 0;
18             state = 0;
19             rold = dividend;
20             quotient = 8'h00;
21             remainder = 8'h00;
22         end
23         if (ready == 0) begin
24             // append the leftmost bit of the dividend to remainder,
25             // and left shift the dividend once
26             remainder = {remainder[6:0], rold[7]};
27             rold = {rold[6:0], 1'b0};
```

```

28
29         // try subtracting
30         remainder = remainder - divisor;
31         // set quotient bit based on sign of result
32         quotient = {quotient[6:0], ~remainder[7]};
33         // rollback if result is negative
34         if (remainder[7] == 1) remainder = remainder + divisor;
35
36         // once the calculations are done, mark as ready
37         if (state == 3'b111) ready = 1;
38         // advance to the next state
39         state = state + 1;
40     end
41 end
42 endmodule

```

Testbench

```

1  `timescale 1ns / 1ps
2
3  module divider_tb;
4      reg clk = 1;
5      always #5 clk = ~clk;
6
7      reg [7:0] dividend;
8      reg [7:0] divisor;
9      reg reset = 0;
10
11     wire [7:0] quotient;
12     wire [7:0] remainder;
13     wire ready;
14
15     divider div(clk, dividend, divisor, reset, quotient, remainder, ready);
16
17     initial begin
18         dividend = 8'h90; // first input
19         divisor = 8'h24;
20         reset = 1;
21         #10 reset = 0;
22         #80 dividend = 8'hFF; // second input
23         divisor = 8'h04;
24         reset = 1;
25         #10 reset = 0;
26         #80 $finish;
27     end
28 endmodule

```

Outputs

Input 1 shows $144/12 = 4$ with remainder 0. Input 2 shows $255/4 = 63$ with remainder 3.

