


BAL- h-ops M [segBank [IN[23-20]] + Sign Educk (IN[A-10])] = PG4 || PC = PC+4 + Sign Educk (IN[A-0])

RET-LI-BPS:

PC & H [regBank[IW[23-2d]]

BALGRET Inskriction execution in Milli-agel AP:



BAL- instruction accustion ayole — ; delimits cx-boundaries.

11 assumed PC & PC+4 takes place in the fetch ayele

HAR & R[IN [23-20]]+ Sign-Extend (IN[I9-10]);

HDR & PC; // Moongh ALU "transX" function

M[MAR] & NDR;

PC € PC+ Sign-Sitend (IN [9-0]); PET Instruction execution cycle

MAR $\in \mathbb{R}\left[\exists w[23-20]\right] + \text{Sign Bakend }\left(\exists w[ig-10]\right)$ MDR $\notin H\left[MAR\right];$ $PC \notin HDR;$

8-bit Verilog Code for Booth's Multiplier

```
module multiplier(prod, busy, mc, mp, clk, start);
output [15:0] prod;
output busy;
input [7:0] mc, mp;
input clk, start;
reg [7:0] A, Q, M;
reg Q_1
;reg [3:0] count;
wire [7:0] sum, difference;
always @(posedge clk)
begin
      if (start)
      begin
             A \le 8'b0;
             M \le mc;
             Q \leq mp;
             Q 1 \le 1'b0;
             count <= 4'b0;
      end
      else
       begin case (\{Q[0], Q_1\})
             2'b0_1: \{A, Q, Q_1\} \le \{sum[7], sum, Q\};
             2'b1_0: {A, Q, Q_1} <= {difference[7], difference, Q};
             default: \{A, Q, Q_1\} \le \{A[7], A, Q\};
      endcase
      count \le count + 1'b1;
      end
end
alu adder (sum, A, M, 1'b0);
alu subtracter (difference, A, ~M, 1'b1);
assign prod = \{A, Q\};
assign busy = (count < 8);
endmodule
```

```
// The following is an alu.
//It is an adder, but capable of subtraction:
//Recall that subtraction means adding the two's complement—
//a - b = a + (-b) = a + (inverted b + 1)
//The 1 will be coming in as cin (carry-in)
module alu(out, a, b, cin);
output [7:0] out;
input [7:0] a;
input [7:0] b;
input cin;
     assign out = a + b + cin;
endmodule
  ......
TEST BENCH
-----
`timescale 1ns/1ps
module booth_multi_tb;
reg [7:0] mp,mc;
reg clk, start;
wire [15:0] prod; wire busy;
multiplier u1 (.prod(prod), .busy(busy), .mc(mc), .mp(mp), .clk(clk), .start(start));
initial
begin
clk=1'b1;
forever #50 clk=~clk;
end
initial
begin
start=1'b1;
mc=8'b1010_1010;
```

mp=8'b0010_0010;

\$stop;

end

endmodule