

B. Tech. Degree IV Semester Supplementary Examination April 2022

CS 15-1403 COMPUTER ARCHITECTURE AND ORGANIZATION

(2015 Scheme)

Time: 3 Hours

Maximum Marks: 60

PART A

(Answer ALL questions)

 $(10 \times 2 = 20)$

- I. Differentiate between Big-Endian and Little-Endian Assignments with an example.
 - List out the various steps needed to execute the machine instruction (b) LOAD R2, LOC.
 - (c) Write notes on Program-Controlled I/O.
 - What do you mean by prefetching of microinstructions?
 - Define emulation. (e)
 - (f) Explain the concept of fast addition.
 - What is translation lookahead buffer? What are the advantages? (g)
 - Differentiate between SRAM and DRAM.
 - What are exceptions? List out any two types of exceptions. (i)
 - What is the difference between a subroutine and an interrupt-service (j) routine?

PART B

 $(4 \times 10 = 40)$

(4)

(6)

(4)

(5)

(5)

(5)

- II. Define stack. Explain with an example the sequence of operations in a (6)stack when a subroutine is encounterd. Differentiate between Register Transfer Notation and Assembly-Language (4)
 - Notation.

- What are addressing modes? Explain any two addressing modes with an III. (6)(a)
 - Differentiate between CISC and RISC architectures with their advantages. (b)
- IV. Explain the functioning of a microprogrammed control unit with necessary (a) diagrams.
 - Explain the steps in fetching and executing the instruction ADD R3, R4, (b)

- ٧. Design a 4 bit fast adder with look ahead carry. (5)(a) (5)
 - Explain the principle of non-restoring division with an example. (b)
- VI. What is the concept of cache memory? Explain any two cache memory mapping functions.
 - (b) Explain how address translation is done in paging.

- Explain the internal organization of a 16 x 8 memory chip. VII. (a)
 - What is the need for page replacement? Explain any two page replacement (b) algorithms.
- VIII. (a) Explain any two methods of handling simultaneous interruot requests by (5)
 - Explain briefly about the PCI bus standard. (5) (b)
- IX. What are vectored interrupts? How are they handled by the processor? (5) (a)
 - What is DMA? Explain the fuctioning of DMA controller. (b)