# **DLX Processor Design**

## Written by Noam Yakar

This file presents a full design of a DLX processor. The program used for this matter is the XILINX ISE Design Suite. The design was tested on a XILINX FPGA.

During the planning stages, the Datapath and the Control were tested using testbenches. The simulation results are also present in this file.

# **Table of Contents**

All Schematics and VHDL designs	<u>Page 2</u>
Testbench and Simulation results	Page 18

# **Schematics and VHDL designs:**

#### MAC:

```
20 library IEEE;
                            use IEEE.STD LOGIC 1164.ALL;
               23 -- Uncomment the following library declaration if using
               -- arithmetic functions with Signed or Unsigned values
-- use IEEE.NUMERIC_STD.ALL;
              26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 -- use UNISIM. VComponents.all;
                                             Port (clk: in STD_LOGIC;

ACK_N: in STD_LOGIC;

reset: in STD_LOGIC;

MN: in STD_LOGIC;

MR: in STD_LOGIC;
               33
               35
                                                                              Dusy: out STD_LOGIC;
AS N: out STD_LOGIC;
WR N: out STD_LOGIC;
STATE: out STD_LOGIC VECTOR (1 downto 0);
STOP_N: out STD_LOGIC);
                38
                40
                43 end MAC;
              44

5 architecture Behavioral of MAC is
46 -- Setting 3 different states for the state machine
47 constant STATEO WAIT4REQ : STD_LOGIC_VECTOR(1 downto 0) := "00";
48 constant STATEI WAIT4ACK : STD_LOGIC_VECTOR(1 downto 0) := "01";
49 constant STATEI_WAIT4ACK : STD_LOGIC_VECTOR(1 downto 0) := "10";
50 --initial states is STATEO_WAIT4REQ;
51 signal current_state : STD_LOGIC_VECTOR(1 downto 0) := STATEO_WAIT4REQ;
52 signal previous_state : STD_LOGIC_VECTOR(1 downto 0) := STATEO_WAIT4REQ;
                                main: process(clk)
               55
                                            if((clk'event) and (clk='1')) then
  if(reset='1') then
                                                                         current_state <= STATE0_WAIT4REQ;
                 60
                                                                      case current_state is
    --STATEO_WAIT4REQ
when STATEO_WAIT4REQ =>
    if ((MR='1') or (MM='1')) then current_state <= STATE1_WAIT4ACK;
    else current_state <= STATE0_WAIT4REQ;</pre>
                62
                63
                65
                                                                                                end if;
                                                                                  --STATE1 WAIT4ACK
                                                                               --STATEL_WAITACK =>

if(ACK N='0') then current_state <= STATE2_NEXT;
else current_state <= STATE1_WAIT4ACK;
end if;
                70
                                                                                --STATE2_NEXT
when STATE2_NEXT =>
                75
                                                                                                  current_state <= STATE0_WAIT4REQ;
--else
when others =>
NULL;

when others =>
NULL;

end case;
end case;
end f;

a --update previous state
previous state <= current_state;
end process main;

set of process main
```

#### **DLX State Machine:**

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
    -- Uncomment the following library declaration if using
23
   -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
    -- Uncomment the following library declaration if instantiating
27
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity DLX_state_machine_EX7 is
     Port ( clk : in STD LOGIC;
33
               reset : in STD_LOGIC;
34
                STEP_EN : in STD_LOGIC;
35
               busy : in STD LOGIC;
36
37
               ACK N : in STD LOGIC;
               opcode : in STD_LOGIC_VECTOR (5 downto 0);
FUNC_R : in STD_LOGIC_VECTOR (5 downto 0);
38
39
               AEQZ : in STD LOGIC;
40
               IN_INIT : out STD_LOGIC;
41
               PC_CE : out STD_LOGIC;
42
               A CE : out STD LOGIC;
43
               B CE : out STD LOGIC;
44
45
               C_CE : out STD_LOGIC;
               MR : out STD_LOGIC;
MW : out STD_LOGIC;
46
47
               IR CE : out STD LOGIC;
48
               S1_SEL : out STD_LOGIC_VECTOR (1 downto 0);
S2_SEL : out STD_LOGIC_VECTOR (1 downto 0);
49
50
               ADD : out STD_LOGIC;
51
               TEST : out STD LOGIC;
52
               I TYPE : out STD LOGIC;
53
54
               DINT SEL : out STD LOGIC;
               SHIFT SIG : out STD LOGIC;
55
56
               MAR CE : out STD LOGIC;
               MDR_CE : out STD_LOGIC;
MDR_SEL : out STD_LOGIC;
57
58
                A SEL : out STD LOGIC;
59
60
                GPR_WE : out STD_LOGIC;
                J_LINK : out STD_LOGIC;
state : out STD_LOGIC_VECTOR (4 downto 0));
61
62
63 end DLX_state_machine_EX7;
65 architecture Behavioral of DLX_state_machine_EX7 is
```

```
67 --states
 68 constant INIT: STD_LOGIC_VECTOR (4 downto 0) := "00000";
69 constant FETCH: STD_LOGIC_VECTOR (4 downto 0) := "00001";
 70 constant DECODE: STD LOGIC VECTOR (4 downto 0) := "00010";
 71 constant HALT: STD_LOGIC_VECTOR (4 downto 0) := "00011";
 72 constant ALU: STD LOGIC VECTOR (4 downto 0) := "00100";
 73 constant SHIFT: STD LOGIC VECTOR (4 downto 0) := "00101";
 74 constant ALUI: STD_LOGIC_VECTOR (4 downto 0) := "00110";
75 constant TESTI: STD_LOGIC_VECTOR (4 downto 0) := "00111";
 76 constant ADDRESSCMP: STD LOGIC VECTOR (4 downto 0) := "01000";
 77 constant JR: STD_LOGIC_VECTOR (4 downto 0) := "01001";
 78 constant SAVEPC: STD LOGIC VECTOR (4 downto 0) := "01010";
 79 constant BRANCH: STD LOGIC VECTOR (4 downto 0) := "01011";
 80 constant WBR: STD_LOGIC_VECTOR (4 downto 0) := "01100";
81 constant WBI: STD_LOGIC_VECTOR (4 downto 0) := "01101";
 82 constant LOAD: STD_LOGIC_VECTOR (4 downto 0) := "01110";
 83 constant COPYGPR2MDR: STD LOGIC VECTOR (4 downto 0) := "01111";
 84 constant JALR: STD LOGIC VECTOR (4 downto 0) := "10000";
 85 constant BTAKEN: STD_LOGIC_VECTOR (4 downto 0) := "10001";
86 constant COPYMDR2C: STD_LOGIC_VECTOR (4 downto 0) := "10010";
 87 constant STORE: STD LOGIC VECTOR (4 downto 0) := "10011";
 88
 89 --opcodes
 90 constant opcode_NOP: STD_LOGIC_VECTOR (5 downto 0) := "110000";
91 constant opcode_RTYPE: STD_LOGIC_VECTOR (5 downto 0) := "000000";
 92 constant opcode ALUI_5to3: STD_LOGIC_VECTOR (2 downto 0) := "001";
 93 constant opcode_LOAD: STD_LOGIC_VECTOR (5 downto 0) := "100011";
 94 constant opcode_STORE: STD_LOGIC_VECTOR (5 downto 0) := "101011";
 95 constant opcode TESTI 5to3: STD LOGIC VECTOR (2 downto 0) := "011";
 96 constant opcode_JUMP_5to3: STD_LOGIC_VECTOR (2 downto 0) := "010";
 97 constant opcode JR 2to0: STD LOGIC VECTOR (2 downto 0) := "110";
98 constant opcode BRANCH_Sto2: STD LOGIC_VECTOR (3 downto 0) := "0001";
 99 constant opcode HALT: STD LOGIC VECTOR (5 downto 0) := "1111111";
100
101 signal current state: STD LOGIC VECTOR (4 downto 0) := INIT;
102 signal bt: STD LOGIC;
103 begin
104
105
     main: process(clk)
106 begin
     if ((CLK'event) and (CLK='1')) then
107
        if (reset='l') then
108
         current_state<=INIT;
109
110
         else
         case current_state is
111
            when INIT =>
112
               if(STEP EN='1') then current state<=FETCH;</pre>
113
                else current state<=INIT;</pre>
114
                end if:
115
116
             when FETCH =>
117
                if(ACK_N='0') then current_state<=DECODE;</pre>
118
                else current state <= FETCH;
119
                end if:
             when DECODE =>
120
                                 . .....
```

```
if(opcode=opcode_NOP) then
  if(STEP EN='1') then current state<=FETCH;</pre>
121
122
                       else current_state<=INIT;</pre>
 123
124
                       end if:
                   elsif(opcode=opcode_RTYPE) then
125
                      if(FUNC_R(5)='1') then current_state<=ALU;
else current_state<=SHIFT;</pre>
 126
 127
                   elsif(opcode(5 downto 3)=opcode_ALUI_5to3) then current_state<=ALUI;
elsif(opcode(5 downto 3)=opcode_TESTI_5to3) then current_state<=TESTI;</pre>
 129
 130
                   elsif((opcode=opcode_LOAD) or (opcode=opcode_STORE)) then current_state<=ADDRESSCMP;
elsif(opcode(5 downto 3)=opcode_JUMP_5to3) then
   if(opcode(2 downto 0)=opcode_JR_2to0) then current_state<= JR;</pre>
 131
 132
 133
                      else current_state<=SAVEPC;
end if;</pre>
134
 135
                   elsif(opcode(5 downto 2)=opcode_BRANCH 5to2) then current_state<=BRANCH;
elsif(opcode=opcode_HALT) then current_state<=HALT;
else if (STEP_EN='1") then current_state<=FETCH;</pre>
 136
 137
 138
139
                      else current_state<=INIT;</pre>
                       end if;
 140
 141
               end if;
when ALUI =>
 142
                   current_state<=WBI;
 143
               when TESTI =>
 144
 145
                   current_state<=WBI;
 146
               when ADDRESSCMP =>
                   if(opcode=opcode LOAD) then current state<=LOAD;
 147
                   else current_state<=COPYGPR2MDR;</pre>
 149
                   end if:
               when ALU =>
 150
               current_state<=WBR;
when SHIFT =>
 151
 152
                   current_state<=WBR;
 154
               when LOAD =>
                   if(busy='0') then current_state<=COPYMDR2C;</pre>
 155
 156
                   else current_state<=LOAD;
                   end if:
 157
               when COPYMDR2C =>
 158
                  current state<=WBI:
159
               when COPYGPR2MDR =>
 160
 161
               current_state<=STORE;
when STORE =>
 162
                   if(busy='0') then
 163
                   current_state<=INIT;
else current_state<=STORE;</pre>
 164
 165
 166
                   end if;
               when JR =>
 167
                   if(STEP_EN='1') then current_state<= FETCH;</pre>
 168
 169
                   else current_state<=INIT;</pre>
                   end if;
 170
 171
               when JALR =>
                   if(STEP_EN='1') then current_state<=FETCH;</pre>
172
                   else current_state<=INIT;
174
                   end if:
175
                when BTAKEN =>
176
                   if(STEP_EN='1') then current_state<=FETCH;</pre>
177
                    else current_state<=INIT;</pre>
                    end if;
178
                when WBI =>
179
180
                   if(STEP_EN='1') then current_state<=FETCH;</pre>
                    else current_state<=INIT;</pre>
181
                    end if;
182
                when WBR =>
183
                    if(STEP_EN='1') then current_state<=FETCH;</pre>
184
                    else current_state<=INIT;</pre>
185
                    end if;
186
                when SAVEPC =>
187
188
                    current_state<=JALR;
189
                when BRANCH =>
                    if(bt='1') then current state<=BTAKEN;</pre>
190
                    else
191
192
                        if(STEP_EN='1') then current_state<=FETCH;</pre>
                       else current_state<=INIT;
end if;</pre>
193
194
                    end if;
195
                when HALT =>
197
                   current_state<=HALT;
               when others => NULL;
198
           end case;
199
           end if;
201
      end if;
202 end process main:
```

```
-control signals

bt bt c'1' when (ABQZ xor opcode(0))='1' else '0';

IN_INIT c'1' when ((current_state=INIT) or (current_state=HALT)) else '0';

DC_CC c'1' when ((current_state=ESCODE) else '0';

A_CC c'1' when (current_state=ESCODE) else '0';


B_CC CC c'1' when (current_state=ESCODE) else '0';

B_CC c'1' when (current_state=FSCODE) else '0';


B_CC c'1' when (current_state=BSCODE) else '0';

B_CC c'1' when (current_state=BSCO
203
206
 209
 211
212
 214
 215
 217
               220
221
222
223
224
225
 226
 228
229
                    state <= current_state;
 231
 232
                   end Behavioral;
233
```


#### **DLX Control:**



## REG A, B, C:



## **REG PC:**



#### MUX IR:

```
20
   library IEEE;
21
   use IEEE.STD_LOGIC_1164.ALL;
   -- Uncomment the following library declaration if using
   -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
   --library UNISIM;
--use UNISIM.VComponents.all;
29
30
31
   entity MUX_IR is
32
         PORT (A: in STD_LOGIC_VECTOR (4 downto 0);


B: in STD_LOGIC_VECTOR (4 downto 0);

ITYPE: in STD_LOGIC;

JLINK: in STD_LOGIC;

MUX_OUT: out STD_LOGIC_VECTOR (4 downto 0));
33
34
35
36
   end MUX_IR;
39
40 architecture Behavioral of MUX_IR is
41
42 begin
43
44 MUX_OUT <= B when((ITYPE='1') and (JLINK='0')) else A when ((ITYPE='0') and (JLINK='0')) else "lllll";
45
46 end Behavioral:
47
```

#### **IR Environment:**



#### MUX32BIT:

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.STD LOGIC ARITH.ALL;
4 use IEEE.STD LOGIC UNSIGNED.ALL;
5
6 -- Uncomment the following lines to use the declarations that are
   -- provided for instantiating Xilinx primitive components.
7
8
   --library UNISIM;
9
   --use UNISIM.VComponents.all;
10
11 entity MUX32bit is
      Port ( A : in std logic vector(31 downto 0);
12
              B : in std logic vector(31 downto 0);
13
              sel : in std logic;
14
              O : out std logic vector(31 downto 0));
1.5
16 end MUX32bit;
17
18 architecture Behavioral of MUX32bit is
19
20 begin
21
22 O <= A when (sel = '0') else B;
24 end Behavioral;
25
```

### MUX4 32bit:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 3 use IEEE.STD LOGIC ARITH.ALL;
 4 use IEEE.STD LOGIC UNSIGNED.ALL;
 6 -- Uncomment the following lines to use the declarations that are
 7 -- provided for instantiating Xilinx primitive components.
 8 --library UNISIM;
  --use UNISIM.VComponents.all;
9
10
11 entity MUX4_32bit is
       Port ( A0 : in std logic vector(31 downto 0);
12
               Al : in std logic vector(31 downto 0);
13
               A2 : in std_logic_vector(31 downto 0);
14
15
               A3 : in std logic vector(31 downto 0);
               sel : in std_logic_vector(1 downto 0);
16
17
               O : out std logic vector(31 downto 0));
18 end MUX4 32bit;
19
20 architecture Behavioral of MUX4 32bit is
21
22 begin
23
24 O <= A0 when (sel = "00") else
         Al when (sel = "01") else
25
26
          A2 when (sel = "10") else
          A3;
27
28
29 end Behavioral;
```

#### Sign Extension:

```
20 library IEEE;
 21 use IEEE.STD_LOGIC_1164.ALL;
 22
 23 -- Uncomment the following library declaration if using
 24 -- arithmetic functions with Signed or Unsigned values
 25 -- use IEEE.NUMERIC STD.ALL;
 26
 27 -- Uncomment the following library declaration if instantiating
 28 -- any Xilinx primitives in this code.
 29 -- library UNISIM;
 30 --use UNISIM.VComponents.all;
 31
 32 entity sign extension is
 33
       Port ( msb : in STD LOGIC;
               imm_ext : out STD LOGIC_VECTOR (15 downto 0));
 34
 35 end sign_extension;
 36
     architecture Behavioral of sign_extension is
 37
 38
 39 begin
 40
 41 imm ext <= (X"FFFFF") when (msb='1') else (X"0000");
 42
 43 end Behavioral;
44
```


## 32 bit zero module:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23
    -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity zeros32bit is
     Port ( zeros : out STD_LOGIC_VECTOR (31 downto 0));
33
33 Port (zero
34 end zeros32bit;
35
36 architecture Behavioral of zeros32bit is
37
38 begin
40 zeros<=(X"00000000");
41
42 end Behavioral;
43
44
```


### 31 bit zero module:

```
20
   library IEEE;
  use IEEE.STD LOGIC 1164.ALL;
22
    -- Uncomment the following library declaration if using
23
24
    -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
   --library UNISIM;
29
   --use UNISIM.VComponents.all;
30
31
32 entity zeros3lbit is
33
       Port ( zeros : out STD LOGIC VECTOR (30 downto 0));
  end zeros3lbit;
34
35
36
    architecture Behavioral of zeros3lbit is
37
38 begin
39
40 zeros<="0000000000000000000000000000000000";
41
42
    end Behavioral;
43
44
```


### ALU:



## ALU ADD:



## **Comparator:**




### CONST011:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
   -- Uncomment the following library declaration if using
23
24 -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC STD.ALL;
25
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
   --use UNISIM.VComponents.all;
30
31
    entity const011 is
32
     Port ( const : out STD_LOGIC_VECTOR (2 downto 0));
33
34
    end const011;
35
    architecture Behavioral of const011 is
36
37
38
   begin
39
40 const <="011";
41
42 end Behavioral;
43
44
```

## Shift:

### GPR:




### AEQZ:

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 -- use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29
   --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity AEQZ is
      Port ( Din : in STD_LOGIC_VECTOR (31 downto 0);
33
              A_eqz : out STD_LOGIC);
34
   end AEQZ;
35
36
   architecture Behavioral of AEQZ is
37
38
39
40 A eqz <= '1' when Din = X"00000000" else '0';
41
42 end Behavioral;
43
44
```


#### MMU:

```
1 -----
2 -- Company:
 3 -- Engineer:
 4 --
 5 -- Create Date:
                    16:25:40 12/12/2021
 6 -- Design Name:
 7 -- Module Name: MMU EX7 - Behavioral
 8 -- Project Name:
 9 -- Target Devices:
   -- Tool versions:
10
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity MMU EX7 is
33 Port ( INPUT : in STD LOGIC VECTOR (31 downto 0);
34
              OUTPUT : out STD LOGIC VECTOR (31 downto 0));
35 end MMU_EX7;
36
37 architecture Behavioral of MMU EX7 is
38
39 begin
40
41 OUTPUT <= x"00" & INPUT (23 downto 0);
42
43 end Behavioral;
44
45
```

#### Datapath:



## **IO SIMUL:**



## **Test Vectors:**

## ALU:

						Al U								
I/O	Signals						Expe	cted Values	S					
Input	#CC	0	1	2	3	4	5	6	7	8	9	10	11	12
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP EN	0	1	0	0	0	0	0	0	0	0	0	0	0
Input	ACK N	1	1	1	1	1	1	0	1	1	1	1	1	1
Input	FUNC R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"100000"	"100000"	"100000"	"100000"	"100000"	"100000"	"100000"
Input	opcode(5:0)	NA	NA	NA	NA	NA	NA	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Input	AEQZ	NA	NA	NA	NA	NA	NA	NA						
		"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"00100"	"01100"	"00000"	"00000"	"00000"
Output	DLX STATE (4:0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH	DECODE	ALU	WBR	INIT	INIT	INIT
		"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"00"	"00"	"00"
Output	MAC STATE (1:0)	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4req	wait4req	wait4req
Output	IN_INIT	1	1	0	0	0	0	0	0	0	0	1	1	1
Output	opcode(5:0)	NA	NA	NA	NA	NA	NA	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Output	IR CE	0	0	0	0	0	0	1	0	0	0	0	0	0
Output	A CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	C CE	0	0	0	0	0	0	0	0	1	0	0	0	0
Output	PC CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	GPR WE	0	0	0	0	0	0	0	0	0	1	0	0	0
Output	MR	0	0	1	1	1	1	1	0	0	0	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	0	0	0	0
Output	WR_N	1	1	1	1	1	1	1	1	1	1	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	1	1
Output	S1_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"01"	"00"	"00"	"00"	"00"
Output	S2_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"00"	"00"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	A_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	0	0	0	0

## BTAKEN:

						BTAKE	N							
I/O	Signals						Expe	cted Values	3					
Input	#CC	0	1	2	3	4	5	6	7	8	9	10	11	12
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP EN	0	1	0	0	0	0	0	0	0	0	0	0	0
Input	ACK N	1	1	1	1	1	1	0	1	1	1	1	1	1
Input	FUNC R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Input	opcode(5:0)	NA	NA	NA	NA	NA	NA	"000101"	"000101"	"000101"	"000101"	"000101"	"000101"	"000101"
Input	AEQZ	NA	NA	NA	NA	NA	NA	0	0	0	0	0	0	0
		"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"01011"	"10001"	"00000"	"00000"	"00000"
Output	DLX STATE (4:0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH	DECODE	BRANCH	BTAKEN	INIT	INIT	INIT
		"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"00"	"00"	"00"
Output	MAC STATE (1:0)	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4req	wait4req	wait4req
Output	IN_INIT	1	1	0	0	0	0	0	0	0	0	1	1	1
Output	opcode(5:0)	NA	NA	NA	NA	NA	NA	"000101"	"000101"	"000101"	"000101"	"000101"	"000101"	"000101"
Output	IR_CE	0	0	0	0	0	0	1	0	0	0	0	0	0
Output	A_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	C_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	PC_CE	0	0	0	0	0	0	0	1	0	1	0	0	0
Output	GPR_WE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MR	0	0	1	1	1	1	1	0	0	0	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	0	0	0	0
Output	WR_N	1	1	1	1	1	1	1	1	1	1	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	1	1
Output	S1_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
Output	S2_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"00"	"01"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	0	1	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	A_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	0	0	0	0

## JALR:

						JALF								
1/0	Signals					JALF		cted Values						
Input	#CC	0	1	2	3	4	5	6	7	8	9	10	11	12
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP EN	0	1	0	0	0	0	0	0	0	0	0	0	0
	ACK N	1	1	1	1	- 0	1	0	1	- 0	- 0	1	1	1
Input	FUNC R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
	opcode(5:0)	NA	NA NA	NA.	NA	NA.	NA	"010111"	"010111"	"010111"	"010111"	"010111"	"010111"	"010111"
Input	AEQZ	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA NA	NA.	NA NA
Input	AEQZ	"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"01010"	"10000"	"00000"	"00000"	"00000"
	DLV OTATE (4.0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH	DECODE	SAVEPC	JALR	INIT	INIT	INIT
Output	DLX STATE (4:0)	"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"00"	"00"	"00"
	MANO OTATE (4.0)													
Output	MAC STATE (1:0)	wait4req 1	wait4req 1	wait4req 0	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4req	wait4req	wait4req
Output		NA	NA	NA	0 NA	0 NA	0 NA	0 "010111"	0 "010111"	0 "010111"	0 "010111"	"010111"	"010111"	"010111"
Output	opcode(5:0)													
Output	IR_CE	0	0	0	0	0	0	1	0	0	0	0	0	0
Output	A_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	C_CE	0	0	0	0	0	0	0	0	1	0	0	0	0
Output	PC_CE	0	0	0	0	0	0	0		0	1	0	0	0
Output	GPR_WE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MR	0	0	1	1	1	1	1	0	0	0	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	0	0	0	0
Output	WR_N	1	1	1	1	1	1	1	1	1	1	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	1	1
Output	S1_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"01"	"00"	"00"	"00"
Output	S2_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"10"	"10"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	1	1	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	A_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	1	0	0	0

## LOAD:

								1.0	DAD										_
1/0	Signals									Expected Val	ies								
Input	#CC	0	1	2	3	4	5	6	7	- 8	9	10	11	12	13	14	15	16	17
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP EN	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Input	ACK N	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1
Input	FUNC R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Input	opcode(5:0)	NA	NA	NA	NA	NA	NA	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"
Input	AEQZ	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA								
		"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"01000"	"01110"	"01110"	"01110"	"01110"	"01110"	"01110"	"10010"	"01101"	"00000"
Output	DLX STATE (4:0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH	DECODE	ADDRESSOMP		LOAD	LOAD	LOAD	LOAD	LOAD	OPYMDR20	WBI	INIT
		"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"01"	"01"	"01"	"01"	"01"	"10"	"00"	"00"
Output	MAC STATE (1:0)	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req
Output	IN_INIT	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Output	opcode(5:0)	NA	NA	NA	NA	NA	NA	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"	"100011"
Output	IR_CE	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Output	A_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	C_CE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Output	PC_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	GPR_WE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Output	MR	0	0	1	1	1	1	1	0	0	1	1	1	1	1	1	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0	0
Output	WR_N	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	0	0	0	1	1	1	1
Output	S1_SEL(1:0)	00	00	"00"	"00"	"00"	"00"	"00"	"00"	"01"	"00"	"00"	"00"	"00"	"00"	"11"	"00"	"00"	"00"
Output	S2_SEL(1:0)	-00	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"10"	"00"	"00"	"00"	"00"	"00"	"10"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	11	1	1	1	1	1	0	0	0
Output	MDR_SEL	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0
Output	A_SEL	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## STORE:

								STO	DRE										
1/0	Signals									Expected Val	lues								
Input	#CC	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP_EN	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Input	ACK_N	1	1	1	- 1	1	1	0	1	1	1	1	1	1	1	0	- 1	1	- 1
Input	FUNC_R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Input	opcode(5:0)	NA	NA	NA	NA	NA	NA	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"
Input	AEQZ	NA	NA	NA	NA	NA	NA	NA	NA	NA	NA								
		"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"01000"	"01111"	"10011"	"10011"	"10011"	"10011"	"10011"	"00000"	"00000"	"00000"
Output	DLX STATE (4:0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH		ADDRESSOMP		STORE	STORE	STORE	STORE	STORE	INIT	INIT	INIT
		"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"
Output	MAC STATE (1:0)	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req
Output	IN_INIT	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
Output	opcode(5:0)	NA	NA	NA	NA	NA	NA	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"	"101011"
Output	IR_CE	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Output	A_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	C_CE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	PC_CE	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Output	GPR_WE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MR	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0
Output	WR_N	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1
Output	S1_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"01"	"10"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
Output	S2_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"01"	"10"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Output	MDR_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	A_SEL	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## TESTI:

						TEST								
I/O	Signals						Expe	cted Values						
Input	#CC	0	1	2	3	4	5	6	7	8	9	10	11	12
Input	RESET	1	0	0	0	0	0	0	0	0	0	0	0	0
Input	STEP_EN	0	1	0	0	0	0	0	0	0	0	0	0	0
Input	ACK_N	1	1	1	1	1	1	0	1	1	1	1	1	1
Input	FUNC_R(5:0)	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"	"000000"
Input	opcode(5:0)	NA	NA	NA	NA	NA	NA	"011011"	"011011"	"011011"	"011011"	"011011"	"011011"	"011011"
Input	AEQZ	NA	NA	NA	NA	NA	NA	NA						
		"00000"	"00000"	"00001"	"00001"	"00001"	"00001"	"00001"	"00010"	"00111"	"01101"	"00000"	"00000"	"00000"
Output	DLX STATE (4:0)	INIT	INIT	FETCH	FETCH	FETCH	FETCH	FETCH	DECODE	TESTI	WBI	INIT	INIT	INIT
		"00"	"00"	"00"	"01"	"01"	"01"	"01"	"10"	"00"	"00"	"00"	"00"	"00"
Output	MAC STATE (1:0)	wait4req	wait4req	wait4req	wait4ack	wait4ack	wait4ack	wait4ack	next	wait4req	wait4req	wait4req	wait4req	wait4req
Output	IN_INIT	1	1	0	0	0	0	0	0	0	0	1	1	1
Output	opcode(5:0)	NA	NA	NA	NA	NA	NA	"011011"	"011011"	"011011"	"011011"	"011011"	"011011"	"011011"
Output	IR_CE	0	0	0	0	0	0	1	0	0	0	0	0	0
Output	A_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	B_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	C CE	0	0	0	0	0	0	0	0	1	0	0	0	0
Output	PC_CE	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	GPR_WE	0	0	0	0	0	0	0	0	0	1	0	0	0
Output	MR	0	0	1	1	1	1	1	0	0	0	0	0	0
Output	MW	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	BUSY	0	0	1	1	1	1	0	0	0	0	0	0	0
Output	WR N	1	1	1	1	1	1	1	1	1	1	1	1	1
Output	AS_N	1	1	1	0	0	0	0	1	1	1	1	1	1
Output	STOP_N	1	1	1	1	0	0	1	1	1	1	1	1	1
Output	S1_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"01"	"00"	"00"	"00"	"00"
Output	S2_SEL(1:0)	"00"	"00"	"00"	"00"	"00"	"00"	"00"	"11"	"01"	"00"	"00"	"00"	"00"
Output	ADD	0	0	0	0	0	0	0	1	0	0	0	0	0
Output	TEST	0	0	0	0	0	0	0	0	1	0	0	0	0
Output	I_TYPE	0	0	0	0	0	0	0	0	1	1	0	0	0
Output	DINT_SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	SHIFT_SIG	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MAR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR_CE	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	MDR SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	A SEL	0	0	0	0	0	0	0	0	0	0	0	0	0
Output	JLINK	0	0	0	0	0	0	0	0	0	1	0	0	0

## **DLX Control Testbench:**

```
15 LIBRARY ieee;
16 USE ieee.std_logic_ll64.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM. Vcomponents. ALL;
20 ENTITY DLX_control_EX7_DLX_control_EX7_sch_tb IS
21 END DLX_control_EX7_DLX_control_EX7_sch_tb;
22 ARCHITECTURE behavioral OF DLX_control_EX7_DLX_control_EX7_sch_tb IS
23
       COMPONENT DLX control EX7
24
      PORT ( MW : OUT STD LOGIC;
25
             MR : OUT STD LOGIC;
26
27
             busy : OUT STD LOGIC;
             AS_N : OUT STD_LOGIC;
28
              WR N : OUT STD LOGIC;
29
              STOP_N : OUT STD_LOGIC;
30
              MAC_STATE : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
31
             IR_CE : OUT STD_LOGIC;
ADD : OUT STD_LOGIC;
32
33
             TEST : OUT STD LOGIC;
34
             DINT_SEL : OUT STD LOGIC;
35
36
             SHIFT_SIG : OUT STD_LOGIC;
             MAR_CE : OUT STD_LOGIC;
37
             MDR_CE : OUT STD_LOGIC;
38
             MDR_SEL : OUT STD_LOGIC;
A_SEL : OUT STD_LOGIC;
GPR_WE : OUT STD_LOGIC;
39
40
41
              J_LINK : OUT STD LOGIC;
42
             S1_SEL : OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
43
             S2 SEL : OUT STD LOGIC VECTOR (1 DOWNTO 0);
44
              state : OUT STD_LOGIC_VECTOR (4 DOWNTO 0);
45
              C_CE : OUT STD_LOGIC;
B_CE : OUT STD_LOGIC;
A_CE : OUT STD_LOGIC;
PC_CE : OUT STD_LOGIC;
46
47
48
49
             IN_INIT : OUT STD_LOGIC;
50
             reset : IN STD LOGIC;
51
             STEP EN : IN STD LOGIC;
52
53
             AEQZ : IN STD_LOGIC;
              opcode : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
54
              clk : IN STD_LOGIC;
55
              FUNC_R : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
ACK_N : IN STD_LOGIC;
I_TYPE : OUT STD_LOGIC);
56
57
58
      END COMPONENT;
59
```


```
61
       SIGNAL MW : STD_LOGIC;
      SIGNAL MR : STD LOGIC;
 62
       SIGNAL busy : STD_LOGIC;
 63
      SIGNAL AS_N : STD_LOGIC;
 64
      SIGNAL WR N : STD LOGIC;
 65
      SIGNAL STOP_N : STD_LOGIC;
 66
       SIGNAL MAC_STATE : STD_LOGIC_VECTOR (1 DOWNTO 0);
 67
      SIGNAL IR_CE : STD_LOGIC;
 68
      SIGNAL ADD : STD LOGIC;
 69
      SIGNAL TEST : STD LOGIC;
 70
       SIGNAL DINT_SEL : STD_LOGIC;
 71
 72
      SIGNAL SHIFT_SIG : STD_LOGIC;
 73
      SIGNAL MAR_CE : STD_LOGIC;
      SIGNAL MDR CE : STD LOGIC;
 74
      SIGNAL MDR_SEL : STD_LOGIC;
 75
      SIGNAL A SEL : STD LOGIC;
 76
      SIGNAL GPR_WE : STD_LOGIC;
 77
       SIGNAL J_LINK : STD_LOGIC;
 78
      SIGNAL S1_SEL : STD_LOGIC_VECTOR (1 DOWNTO 0);
 79
      SIGNAL S2_SEL : STD_LOGIC_VECTOR (1 DOWNTO 0);
 80
      SIGNAL state : STD_LOGIC_VECTOR (4 DOWNTO 0);
 81
      SIGNAL C_CE : STD_LOGIC;
 82
 83
      SIGNAL B_CE : STD_LOGIC;
      SIGNAL A_CE : STD_LOGIC;
 84
      SIGNAL PC_CE : STD_LOGIC;
 85
      SIGNAL IN_INIT : STD_LOGIC;
 86
 87
      SIGNAL reset : STD LOGIC;
      SIGNAL STEP EN : STD LOGIC;
 88
      SIGNAL AEQZ : STD_LOGIC;
 89
      SIGNAL opcode : STD_LOGIC_VECTOR (5 DOWNTO 0);
 90
      SIGNAL clk : STD LOGIC;
 91
      SIGNAL FUNC_R : STD_LOGIC_VECTOR (5 DOWNTO 0);
 92
       SIGNAL ACK_N : STD_LOGIC;
 93
 94
       SIGNAL I TYPE : STD LOGIC;
95
```

```
96 BEGIN
 97
        UUT: DLX control EX7 PORT MAP(
 98
 99
         MW => MW,
          MR => MR,
100
          busy => busy,
101
102
           AS N => AS N,
          WR N => WR N,
103
          STOP N => STOP N,
104
          MAC STATE => MAC STATE,
105
          IR CE => IR CE,
106
107
          ADD => ADD,
          TEST => TEST,
108
          DINT SEL => DINT SEL,
109
          SHIFT SIG => SHIFT SIG,
110
          MAR CE => MAR CE,
111
112
          MDR CE => MDR CE,
          MDR SEL => MDR SEL,
113
          A SEL => A SEL,
114
          GPR WE => GPR WE,
115
          J LINK => J LINK,
116
117
          S1_SEL => S1_SEL,
          S2 SEL => S2 SEL,
118
          state => state,
119
          C CE => C CE,
120
          B CE => B CE,
121
          A CE => A CE,
122
          PC CE => PC CE,
123
          IN_INIT => IN_INIT,
124
          reset => reset,
125
          STEP EN => STEP EN,
126
          AEQZ => AEQZ,
127
128
          opcode => opcode,
          clk => clk,
129
          FUNC_R => FUNC_R,
130
           ACK N => ACK N,
131
132
           I_TYPE => I_TYPE
133
       );
134
135 -- *** Test Bench - User Defined Section ***
136
137 CLKp: process
138 begin
139 CLK<='1';
140 wait for 100 ns;
141 CLK<='0';
142 wait for 100 ns;
143 end process;
144
```


```
145 tb: process
146 begin
147 --initialization
148 reset<='1';
149 STEP_EN<='0';
150 ACK N<='1';
151 FUNC R<="000000";
152 wait for 202 ns;
153 STEP_EN<='1';
154 reset<='0';
155 wait for 200 ns;
156 STEP_EN<='0';
157 wait for 800 ns;
158 ACK_N<='0';
159
160 --opcode templates
161
162 --opcode<="101011"; --STORE
163
164 --opcode<="100011"; --LOAD
165
166 --opcode<="000000"; --ALU
167 -- FUNC_R<="100000"; -- ALU
168
169 --opcode<="000101"; --BTAKEN
170 --AEQZ<='0';
                      --BTAKEN
171
172 --opcode<="010111"; --JALR
173
174 --opcode<="011011"; --TESTI
175
176 wait for 202 ns;
177 ACK N <= '1';
178 wait for 1400 ns;
179 ACK N <= '0';
180 wait for 200 ns;
181 ACK_N <= '1';
182
183 wait;
184 end process;
185
186 -- *** End Test Bench - User Defined Section ***
187
188 END;
```

# **Testbench results:**


## ALU:




### BTAKEN:




#### JALR:




#### LOAD:



#### STORE:



#### TESTI:



The simulation results match the test vectors.

#### **DLX Assembly Program:**

```
library IEEE;
2 use IEEE.STD LOGIC 1164.all;
3
    -- Package for SRAM pre-initialization data
 5 package sram data 1s
 7
       -- Size of pre instantiated data
      constant data_size: integer := 33;
 8
      type pre_inst_data is array(0 to data_size-1) of std_logic_vector(31 downto 0);
constant pre_inst_mem : pre_inst_data := (
10
11
       -- The actual data :
12
13 X"2C010001", -- 0x000000000:
                                                          addi R1 R0 1
14 X"2C020001", --
                       0x00000001:
                                                          addi R2 R0 1
15 X"00411023", -- 0x00000002:
                                                         add R2 R2 R1
16 X"AC02001F", -- 0x000000003:
                                                         sw R2 R0 addrl
17 X"8C030020", --
                       0x00000004:
                                                          lw R3 R0 datal
18 X"00620822", -- 0x00000005:
                                                          sub R1 R3 R2
19 X"103F0001", -- 0x00000006:
                                                         begz R1 BR1
20 X"2C01000A", -- 0x00000007:
21 X"143F0015", -- 0x000000008:
                                                         addi R1 R0 10
bnez R1 BR2
                                       BR1:
22 X"145F0001", -- 0x00000009:
                                                         bnez R2 BR3
23 X"2D21000A", -- 0x00000000A:
                                                         addi Rl R9 10
24 X"105F0012", -- 0x0000000B: BR3:
25 X"007F2000", -- 0x0000000C:
                                                        begz R2 BR2
                                                          slli R4 R3
26 X"007F2802", -- 0x0000000D:
                                                          srli R5 R3
27 X"00822824", -- 0x0000000E:
28 X"00820825", -- 0x0000000F:
                                                         MOY R5 R4 R2
                                                          or R1 R4 R2
29 X"00820826", -- 0x00000010:
                                                         and R1 R4 R2
30 X"70410002", -- 0x00000011:
                                                         slti R1 R2 2
31 X"68410002", -- 0x00000012:
32 X"64410002", -- 0x00000013:
                                                          seqi R1 R2 2
                                                          sgti R1 R2 2
33 X"78410002", -- 0x00000014:
                                                         slei R1 R2 2
34 X"6C220000", -- 0x00000015:
35 X"74220001", -- 0x00000016:
36 X"2C06001B", -- 0x00000017:
                                                          sgei R2 R1 0
                                                          snei R2 R1 1
                                                         addi R6 R0 27
37 X"2C07001E", -- 0x00000018:
                                                         addi R7 R0 30
                                                         jalr R6
38 X"5CDF0000", --
                       0x00000019:
39 X"2C080001", -- 0x0000001A:
                                                          addi R8 R0 1
40 X"58FF0000", -- 0x0000001B:
                                                         jr R7
41 X"2C080001", -- 0x0000001C:
42 X"2C080001", -- 0x0000001D:
                                                          addi R8 R0 1
                                                          addi R8 R0 I
43 X"FFFF0000", -- 0x0000001E: BR2:
                                                          halt
44
45 X"00000000", -- 0x0000001F: addrl:
46 X"00000002" -- 0x00000020: datal:
                                                         dc 0x0
                                                        dc 2
47
                            1:
48
49 end sram data;
50
51 package body sram data is
52
53
54 end sram data;
55
```

#### Testbench:

```
15 LIBRARY ieee;
 16 USE ieee.std logic 1164.ALL;
 17 USE ieee.numeric std.ALL;
 18 LIBRARY UNISIM;
 19 USE UNISIM. Vcomponents. ALL;
 20 ENTITY IO SIMUL EX7 IO SIMUL EX7 sch tb IS
 21 END IO SIMUL EX7 IO SIMUL EX7 sch tb;
 22 ARCHITECTURE behavioral OF IO SIMUL EX7 IO SIMUL EX7 sch tb IS
 23
 24
        COMPONENT IO SIMUL EX7
       PORT ( clk : IN STD LOGIC;
 25
              RESET : IN STD LOGIC;
 26
              PC STEP EN : IN STD LOGIC;
 27
              WR N : OUT STD LOGIC;
 28
             AS N : OUT STD LOGIC;
 29
             MDO : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
 30
             MAO : OUT STD LOGIC VECTOR (31 DOWNTO 0);
 31
             BUSY: OUT STD LOGIC;
 32
             STOP N : OUT STD LOGIC;
 33
              MAC_STATE : OUT STD LOGIC VECTOR (1 DOWNTO 0);
 34
              STATE : OUT STD LOGIC VECTOR (4 DOWNTO 0);
 35
              IN INIT : OUT STD LOGIC;
 36
              D : OUT STD LOGIC VECTOR (31 DOWNTO 0));
 37
 38
      END COMPONENT;
 39
       SIGNAL clk : STD LOGIC;
 40
       SIGNAL RESET : STD LOGIC;
 41
       SIGNAL PC STEP EN : STD LOGIC;
 42
       SIGNAL WR N : STD LOGIC;
 43
       SIGNAL AS N : STD LOGIC:
 44
       SIGNAL MDO : STD LOGIC VECTOR (31 DOWNTO 0);
 45
 46
       SIGNAL MAO : STD LOGIC VECTOR (31 DOWNTO 0);
 47
       SIGNAL BUSY : STD LOGIC;
        SIGNAL STOP N : STD LOGIC;
 48
       SIGNAL MAC STATE : STD LOGIC VECTOR (1 DOWNTO 0);
 49
 50
        SIGNAL STATE : STD LOGIC VECTOR (4 DOWNTO 0);
 51
        SIGNAL IN INIT : STD LOGIC;
        SIGNAL D : STD LOGIC VECTOR (31 DOWNTO 0);
 52
 53
 54 BEGIN
```

```
UUT: IO_SIMUL_EX7 PORT MAP(
 56
 57
         clk => clk,
 58
          RESET => RESET,
          PC_STEP_EN => PC_STEP_EN,
 59
          WR N => WR N,
 60
          AS N => AS N,
 61
          MDO => MDO,
 62
          MAO => MAO,
 63
          BUSY => BUSY,
 64
          STOP N => STOP N,
 65
          MAC STATE => MAC STATE,
 66
          STATE => STATE,
 67
           IN_INIT => IN_INIT,
 68
           D => D
 69
 70
       );
 71
 72 -- *** Test Bench - User Defined Section ***
 73 clk proc: process
 74 begin
 75 CLK<='1';
 76 wait for 100 ns;
 77 CLK<='0';
 78 wait for 100 ns;
 79 end process;
 80
 81 tb: process
 82 begin
 83 RESET<='1';
 84 PC_STEP_EN<='0';
 85 wait for 202 ns;
 86 RESET<='0';
 87 PC_STEP_EN<='1'; --start instruction 1
 88 wait for 200 ns;
 89 PC_STEP_EN<='0';
 90 wait for 3000 ns;
 91 PC_STEP_EN<='1'; --start instruction 2
 92 wait for 200 ns;
93 PC_STEP_EN<='0';
 94 wait for 3000 ns;
95 PC_STEP_EN<='1'; --start instruction 3
 96 wait for 200 ns;
97 PC_STEP_EN<='0';
     wait for 3000 ns;
 99 PC STEP EN<='1'; --start instruction 4
100
     wait for 200 ns;
101 PC STEP EN<='0';
     wait for 3000 ns;
102
103 PC_STEP_EN<='1'; --start instruction 5
    wait for 200 ns;
104
105 PC_STEP_EN<='0';
106 wait for 3000 ns;
107 PC_STEP_EN<='1'; --start instruction 6
108 wait for 200 ns;
109 PC_STEP_EN<='0';
110 wait for 3000 ns;
111 PC_STEP_EN<='1'; --start instruction 7
112 wait for 200 ns;
113 PC_STEP_EN<='0';
114 wait for 3000 ns;
```


```
115 PC_STEP_EN<='1'; --start instruction 8
116 wait for 200 ns;
117 PC STEP EN<='0';
118 wait for 3000 ns;
119 PC STEP EN<='1'; --start instruction 9
120 wait for 200 ns;
121 PC STEP EN<='0';
122 wait for 3000 ns;
123 PC_STEP_EN<='1'; --start instruction 10
124 wait for 200 ns;
125 PC_STEP_EN<='0';
126 wait for 3000 ns;
127 PC_STEP_EN<='1'; --start instruction 11
128 wait for 200 ns;
129 PC STEP EN<='0';
130 wait for 3000 ns;
131 PC_STEP_EN<='1'; --start instruction 12
132 wait for 200 ns;
133 PC_STEP_EN<='0';
134 wait for 3000 ns;
135 PC_STEP_EN<='1'; --start instruction 13
136 wait for 200 ns;
137 PC_STEP_EN<='0';
138 wait for 3000 ns;
139 PC_STEP_EN<='1'; --start instruction 14
140 wait for 200 ns;
141 PC_STEP_EN<='0';
142 wait for 3000 ns;
143 PC_STEP_EN<='1'; --start instruction 15
144 wait for 200 ns;
145 PC_STEP_EN<='0';
146 wait for 3000 ns;
147 PC_STEP_EN<='1'; --start instruction 16
148 wait for 200 ns;
149 PC_STEP_EN<='0';
150 wait for 3000 ns;
151 PC_STEP_EN<='1'; --start instruction 17
152 wait for 200 ns;
153 PC_STEP_EN<='0';
154 wait for 3000 ns;
     PC_STEP_EN<='1'; --start instruction 18
155
156 wait for 200 ns;
     PC STEP EN<='0';
157
158
     wait for 3000 ns;
     PC_STEP_EN<='1'; --start instruction 19
159
160
     wait for 200 ns;
161
     PC STEP EN<='0';
162
     wait for 3000 ns;
163 PC_STEP_EN<='1'; --start instruction 20
     wait for 200 ns;
164
165 PC STEP EN<='0';
     wait for 3000 ns;
166
     PC_STEP_EN<='1'; --start instruction 21
167
168
     wait for 200 ns;
169 PC_STEP_EN<='0';
170 wait for 3000 ns;
171 PC_STEP_EN<='1'; --start instruction 22
172 wait for 200 ns;
173 PC_STEP_EN<='0';
174 wait for 3000 ns;
```

```
1/4 "410 101 0000 11,
175 PC_STEP_EN<='1'; --start instruction 23
176 wait for 200 ns;
177 PC_STEP_EN<='0';
178 wait for 3000 ns;
179 PC_STEP_EN<='1'; --start instruction 24
180 wait for 200 ns;
181 PC_STEP_EN<='0';
182 wait for 3000 ns;
183 PC_STEP_EN<='1'; --start instruction 25
184 wait for 200 ns;
185 PC_STEP_EN<='0';
186 wait for 3000 ns;
187 PC_STEP_EN<='1'; --start instruction 26
188 wait for 200 ns;
189 PC_STEP_EN<='0';
190 wait for 3000 ns;
191
192 wait;
193 end process;
194 -- *** End Test Bench - User Defined Section ***
195
196 END;
197
```

# **Simulation results:**


PC = 0x0 : addi R1 R0 0x1 (R1 = 0x1)

States: INIT, FETCH, DECODE, ALUI, WBI




PC = 0x1 : addi R2 R0 0x1 (R2 = 0x1)

States: INIT, FETCH, DECODE, ALUI, WBI




PC = 0x2 : add R2 R2 R1 (R2 = R2 + R1 = 0x2)

States: INIT, FETCH, DECODE, ALU, WBR




PC = 0x3 : sw R2 R0 addr1 (M[R0+addr1] = M[0x1F] = R2 = 0x2)

States: INIT, FETCH, DECODE, ADDRESSCMP, COPYGPR2MDR, STORE




PC = 0x4 : lw R3 R0 data1 (R3 = M[R0+data1] = M[0x20] = 0x2)

States: INIT, FETCH, DECODE, ADDRESSCMP, LOAD, COPYMDR2C, WBI




PC = 0x5 : sub R1 R3 R2 (R1 = R3 - R2 = 2 - 2 = 0)

States: INIT, FETCH, DECODE, ALU, WBR




PC = 0x6 : beqz R1 BR1 (branch taken because R1 = 0)

States: INIT, FETCH, DECODE, BRANCH, BTAKEN




PC = 0x8 : bnez R1 BR2 (branch not taken because R1 = 0)

States: INIT, FETCH, DECODE, BRANCH




PC = 0x9: bnez R2 BR3 (branch taken because R2 =  $2 \neq 0$ )

States: INIT, FETCH, DECODE, BRANCH, BTAKEN




PC = 0xB : beqz R2 BR2 (branch not taken because R2 =  $2 \neq 0$ )

States: INIT, FETCH, DECODE, BRANCH




PC = 0xC : sIIi R4 R3 (R4 = R3 << 1 = 0x2 << 1 = 0x4)

States: INIT, FETCH, DECODE, SHIFT, WBR




PC = 0xD : srli R5 R3 (R5 = R3 >> 1 = 0x2 >> 1 = 0x1)

States: INIT, FETCH, DECODE, SHIFT, WBR




PC = 0xE : xor R5 R4 R2 (R5 = R4 xor R2 = 0x4 xor 0x2 = 0x6)

States: INIT, FETCH, DECODE, ALU, WBR




PC = 0xF : or R1 R4 R2 (R1 = R4 or R2 = 0x4 or 0x2 = 0x6)

States: INIT, FETCH, DECODE, ALU, WBR




PC = 0x10: and R1 R4 R2 (R1 = R4 and R2 = 0x4 and 0x2 = 0x0)

States: INIT, FETCH, DECODE, ALU, WBR




PC = 0x11 : slti R1 R2 0x2 (R1 = 0, because R2 = 2)

States: INIT, FETCH, DECODE, TESTI, WBI




PC = 0x12 : seqi R1 R2 0x2 ( R1 = 1, because R2 = 2)

States: INIT, FETCH, DECODE, TESTI, WBI




PC = 0x13 : sgti R1 R2 0x2 (R1 = 0, because R2 = 2)

States: INIT, FETCH, DECODE, TESTI, WBI




PC = 0x14 : slei R1 R2 0x2 (R1 = 1, because R2 = 2)

States: INIT, FETCH, DECODE, TESTI, WBI



 $PC = 0x15 : sgei R2 R1 0x0 (R2 = 1, because R1 = 1 \ge 0)$ 

States: INIT, FETCH, DECODE, TESTI, WBI




PC = 0x16 : snei R2 R1 0x1 (R2 = 0, because R1 = 1)

States: INIT, FETCH, DECODE, TESTI, WBI




PC = 0x17 : addi R6 R0 0x1B (R6 = 0x1B)

States: INIT, FETCH, DECODE, ALUI, WBI




PC = 0x18 : addi R7 R0 0x1E (R7 = 0x1E)

States: INIT, FETCH, DECODE, ALUI, WBI




PC = 0x19 : jalr R6 ( PC = R6 = 0x1B, R31 = 0x1A)

States: INIT, FETCH, DECODE, SAVEPC, JALR



PC = 0x1B : jr R7 (PC = R7 = 0x1E)

States: INIT, FETCH, DECODE, JR



## PC = 0x1E : halt (finish program)

States: INIT, FETCH, DECODE, HALT

