-
Notifications
You must be signed in to change notification settings - Fork 0
/
fuse.log
36 lines (36 loc) · 2.04 KB
/
fuse.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/luigiferrettino/Desktop/subtractor_s_8/top_level_sub_tb_isim_beh.exe -prj /home/luigiferrettino/Desktop/subtractor_s_8/top_level_sub_tb_beh.prj work.top_level_sub_tb
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16
Determining compilation order of HDL files
Parsing VHDL file "/home/luigiferrettino/Desktop/subtractor_s_8/ipcore_dir/sub_core.vhd" into library work
Parsing VHDL file "/home/luigiferrettino/Desktop/subtractor_s_8/top_level_sub.vhd" into library work
Parsing VHDL file "/home/luigiferrettino/Desktop/subtractor_s_8/top_level_sub_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100308 KB
Fuse CPU Usage: 860 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package xbip_addsub_v2_0_comp
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(8,"0","0",1,0,1,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(8,8,8,0,7...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan6",0,8...]
Compiling architecture sub_core_a of entity sub_core [sub_core_default]
Compiling architecture behavioral of entity top_level_sub [top_level_sub_default]
Compiling architecture behavior of entity top_level_sub_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable /home/luigiferrettino/Desktop/subtractor_s_8/top_level_sub_tb_isim_beh.exe
Fuse Memory Usage: 1214428 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 1630 ms