

# MPROC Manual and Architecture Description

Christian Deussen

2013

## Abstract

MPROC is a 16 bit CPU built out of TTL logic chips. The 74HCTxxx logic series is used.

## Contents

<b>1</b>	<b>Overview</b>	<b>2</b>
1.1	Machine word . . . . .	2
1.2	Stack . . . . .	2
1.3	I/O . . . . .	2
1.4	Memory . . . . .	3
1.5	Registers . . . . .	3
<b>2</b>	<b>Instructions</b>	<b>4</b>
2.1	JMP(C/Z)-instructions . . . . .	4
2.2	Instruction Set . . . . .	4
2.3	Argument Decode Table A . . . . .	5
2.4	Argument Input Table B . . . . .	6
2.5	Argument Output Table C . . . . .	6
<b>3</b>	<b>Calling Convention</b>	<b>6</b>
<b>4</b>	<b>Hardware Implementation</b>	<b>7</b>
4.1	Accessing Memory . . . . .	7
4.2	Fetch and Decode . . . . .	7
4.3	Execution Steps . . . . .	8
<b>5</b>	<b>Current Problems</b>	<b>9</b>
5.1	ALU . . . . .	9
5.2	Startup . . . . .	9
5.3	Memory Access . . . . .	9

# 1 Overview

## 1.1 Machine word

- always one nibble of opcode bits and the second nibble includes which registers are involved
- the next byte can be an immediate value.
- data-bus is 8 bits wide
- address-bus is 15 bits wide: 0x0000 to 0x7FFF is the ram, 0x8000 to 0xFFFF is the flash!
- thus we have 32kb flash and 32kb ram. We can execute both from ram and flash
- The Pointer Register PTR is used for 16 memory access. See SET\_PTR, PTR\_ADD
- PC is 16 bits wide: P.L:0...7; PC.H:8...15
- ALU is 8 bits wide

## 1.2 Stack

- 32kb Stack FIFO. The stack memory can only be addressed via PUSH and POP. No stack pointer arithmetic is possible because the stack is not connected to the address-bus. Thus we have a total of 32kb Ram + 32KB Stack = 64kb RAM and 32kb ROM.
- The Stack pointer is implemented using 74xx193 binary counter chips.

## 1.3 I/O

- I/O can be written to with the pop/ldr and read from with the push/str instructions. There are 2 Output ports and one input port. Always 8 bits wide.

## 1.4 Memory

- Ram(w24129ak12) and Flash(W29EE011) is connected to the same address Bus. The memory devices have both three-states outputs. The bank register(PTR) controls with the highest bit(bit14 on the address bus) whether RAM or the flash will be targeted. Writing to the flash will not work since a whole page(256bits) needs to be written at once. Maybe I can upgrade this later with a more decent flash chip, which will allow easy writing just like the ram.

## 1.5 Registers

Register	Used by	Width	Note
SP	Push, Pop	16	Stack Pointer
PC	JMP[Z/C]	16	ProgramCounter
IR	-	16	Instruction Register, holds current instruction
PTR	STR, LDR	16	Pointer Register
OutputReg[0..1]	POP	8	Output ports
InputReg[0]	PUSH	8	Input ports
Reg[0..3]	MOV, STR, LDR	8	General Purpose registers

## 2 Instructions

### 2.1 JMP(C/Z)-instructions

- JMP[Z/C] number adds number to PC;  $[-128 < \text{number} < 128]$  This enables indirect Jumps.
- If the JMP has one argument, it is used as an offset instead as an address.  
Encoded with operand 0x00: reg1, number.  
For example JMP -17 jumps 17 bytes up.

### 2.2 Instruction Set

Nibble 1	Instruction	Note	Decode Table
0x0	ADD regA, regB	regA + regB. Result in regA	A
0x1	SUB regA, regB	regA - regB. Result in regA	C
0x2	NOR regA, regB	regA = !(regA OR regB)	C
0x3	AND regA, regB	regA = regA AND regB	A
0x4	MOV regA, regB	regA = regB	A
0x5	MOVZ regA, regB	MOV if reg0 is zero	A
0x6	JMP regA, regB	set PC_L to regA, PC_H to regB	A
0x60	JMP number	Add sigend number to PC	A
0x7	JMPZ regA, regB	JMP if reg0 is zero	A
0x70	JMPZ number	Add sigend number to PC if reg0 is zero	A
0x8	JMPC regA, regB	JMP if carry is set	A
0x80	JMPC number	Add sigend number to PC if carry is set	A
0x9	STR regA	Store regA where PTR points to	C
0xA	LDR regA	Load into regA where PTR points to	B
0xB	SET_PTR regA, regB	Set PTR_L to regA, PTR_H to regB	A
0xC	PTR_ADD regB	add regB to PTR	C
0xD0	SAVE_LR regA, regB	Save PC + 1 in LR	
0xD1	RET	Restore LR in PC	
0xE	PUSH regA	Push regA to the stack	C
0xF	POP regA	Pop stack item into regA	B

- PTR\_ADD number adds number to PTR;  $[-128 < \text{number} < 128]$
- regA is a register, regB is a register or a number.

## 2.3 Argument Decode Table A

The second instruction Nibble defines the operand registers. Table A is used by MOV, SET\_PTR and ALU

Nibble 2	Involved Registers	Note
0x0	reg0, number	JMP(Z/C) uses this operand byte to encode JMP(Z/C) pc_high, number thus JMP(Z/C) reg0, number cant be used.
0x1	reg1, number	
0x2	reg2, number	
0x3	reg3, number	
0x4	reg0, reg1	
0x5	reg0, reg2	
0x6	reg0, reg3	
0x7	reg1, reg0	
0x8	reg1, reg2	
0x9	reg1, reg3	
0xA	reg2, reg0	
0xB	reg2, reg1	
0xC	reg2, reg3	
0xD	reg3, reg0	
0xE	reg3, reg1	
0xF	reg3, reg2	

## 2.4 Argument Input Table B

Used by LDA and POP

Nibble 2	Involved Registers
0x0	reg0
0x1	reg1
0x2	reg2
0x3	reg3
0x4	PTR_LOW
0x5	PTR_HIGH
0x6	IO_OUTPUT_REGISTER_1
0x7	IO_OUTPUT_REGISTER_2
0x8	LR_LOW
0x9	LR_HIGH

## 2.5 Argument Output Table C

Used by STR, PUSH and PTR\_ADD

Nibble 2	Involved Registers
0x0	reg0
0x1	reg1
0x2	reg2
0x3	reg3
0x4	number
0x5	PTR_LOW
0x6	PTR_HIGH
0x7	IO_INPUT_REGISTER_1
0x8	LR_LOW
0x9	LR_HIGH

## 3 Calling Convention

- Caller saves his working registers(stack)
- Arguments are passed in Reg0, Reg1, Reg2. Additional arguments are passed via the stack(Reg3 cannot be used since it is needed for the call)
- Return Address is passed through the stack. First the Low byte is pushed, than the High byte
- Return values are in Reg1 and Reg2. Additional return values are on the stack (Reg3 and 4 cannot be used since they are needed for the return JMP instruction)

## 4 Hardware Implementation

The 74HCT logic family is used. Write here the propagation delay calculation, Power consumption, and performance characteristics. PC and SP are implemented using 74xx193 binary counters.

### 4.1 Accessing Memory

Step	Read	Write
1	Apply address to A-bus, clear Not_OE and NOT_CS	Apply address to A-bus, Apply data to D-bus, clear Not_OE and NOT_CS
2	wait > 6ns	wait > 6ns
3	Read Data from Databus/Write read data back to registers	Set NOT_CS
4	Set NOT_CS	

### 4.2 Fetch and Decode

Step	Fetch and Decode
1	Connect PC to Mem Addr, IR to DBus
2	Do Mem Read and IR write Signals
3	Connect PC and 1(through multiplexer ctrl)to ALU, ADD ctrl
4	Reg write back

### 4.3 Execution Steps

Command	1	2	3	4	5
ALU	Write Reg A to DBUS. High to low triggered	Latch Reg A from DBUS for the ALU. Happens at the High to low transition.	Write Reg B to DBUS	At the High to low transition of the state signal the ALU output is latched	Fill Reg
MOV(Z)	Write Reg to DBUS	Fill Regs			
LDA					
STR					
JMP(C/Z)	Write Reg A to DBUS	Full PC_LOW with reg. if Reg1 is 0x00 done	Apply Reg B to DBUS. This is done using the multiplexer to use an input selector as an output selector	Fill PC_HIGH with Reg B	
PTR_ADD	Add offset to PTR				
PUSH	Decrement SP				
POP			Increment SP		
SET_PTR	Write Reg to DBUS	Fill PC_LOW with reg	Apply the Table 2 multiplexer that decode table 2 is used	Fill PTR with Reg 2	



## 5 Current Problems

### 5.1 ALU

ALU carry\_out signal is changed by NOR and AND instructions. Need a flip flop or something similar. Do we need a flip flop for REG1.ZERO\_MOVZ if reg1 is changed during a MOVZ instruction(Which could in turn have an effect on the STATE\_SIGNAL of the MOV instruction)?

### 5.2 Startup

How to initialize the registers when power is turned on? RING\_CNTR\_CLR needs to go high. This clears the Ring Counter. Is this signal low active? CLR\_ALL\_REGS\_NOT needs to go low for a short period and then for the rest of the time HIGH

### 5.3 Memory Access

Read: Can we apply the address, clear\_not\_oe and clear\_not\_cs in one instruction and fill the registers in the following instruction? 2 cycle memory access would be possible with this!