MCSDKGSUG

Getting Started with Multicore SDK (MCSDK)

Rev. 19 — 10 January 2024

User guide

Document information


Information	Content
Keywords	Multicore Software Development Kit, MCSDK, Multicore, Dual, Inter Processor Communication, IPC
Abstract	This document describes the Multicore Software Development Kit (MCSDK) that provides comprehensive software support for NXP dual/multicore devices.



1 Overview

Multicore Software Development Kit (MCSDK) is a Software Development Kit that provides comprehensive software support for NXP dual/multicore devices. The MCSDK is combined with the MCUXpresso SDK to make the software framework for easy development of multicore applications.

The following figure highlights the layers and main software components of the MCSDK.



All the MCSDK-related files are located in <math and a MCUXpressoSDK_install_dir>/middleware/multicore folder.

For supported toolchain versions, see the *Multicore SDK v.2.15.0 Release Notes* (document MCSDKRN). For the latest version of this and other MCSDK documents, visit www.nxp.com.


2 Multicore SDK (MCSDK) components

The MCSDK consists of the following software components:

- Embedded Remote Procedure Call (eRPC): This component is a combination of a library and code generator tool that implements a transparent function call interface to remote services (running on a different core).
- Multicore Manager (MCMGR): This library maintains information about all cores and starts up secondary/ auxiliary cores.
- Remote Processor Messaging Lite (RPMsg-Lite): Inter-Processor Communication library.

MCSDKGSUG


All information provided in this document is subject to legal disclaimers.



2.1 Embedded Remote Procedure Call (eRPC)

The Embedded Remote Procedure Call (eRPC) is the RPC system created by NXP. The RPC is a mechanism used to invoke a software routine on a remote system via a simple local function call.

When a remote function is called by the client, the function's parameters and an identifier for the called routine are marshaled (or serialized) into a stream of bytes. This byte stream is transported to the server through a communications channel (IPC, TPC/IP, UART, and so on). The server unmarshaled the parameters, determines which function was invoked, and calls it. If the function returns a value, it is marshaled and sent back to the client.



RPC implementations typically use a combination of a tool (erpcgen) and IDL (interface definition language) file to generate source code to handle the details of marshaling a function's parameters and building the data stream.

MCSDKGSUG

All information provided in this document is subject to legal disclaimers.

Main eRPC features:

- Scalable from BareMetal to Linux OS configurable memory and threading policies.
- Focus on embedded systems intrinsic support for C, modular, and lightweight implementation.
- Abstracted transport interface RPMsg is the primary transport for multicore, UART, or SPI-based solutions can be used for multichip.

The eRPC library is located in the <mcUXpressoSDK_install_dir>/middleware/multicore/erpc folder. For detailed information about the eRPC, see the documentation available in the <mcUXpressoSDK_install_dir>/middleware/multicore/erpc/doc folder.

2.2 Multicore Manager (MCMGR)

The Multicore Manager (MCMGR) software library provides a number of services for multicore systems.

The main MCMGR features:

- Maintains information about all cores in system.
- · Secondary/auxiliary cores startup and shutdown.
- · Remote core monitoring and event handling.

The MCMGR library is located in the <mcUXpressoSDK_install_dir>/middleware/multicore/mcmgr folder. For detailed information about the MCMGR library, see the documentation available in the <mcUXpressoSDK_install_dir>/middleware/multicore/mcmgr/doc folder.

2.3 Remote Processor Messaging Lite (RPMsg-Lite)

RPMsg-Lite is a lightweight implementation of the RPMsg protocol. The RPMsg protocol defines a standardized binary interface used to communicate between multiple cores in a heterogeneous multicore system. Compared to the legacy OpenAMP implementation, RPMsg-Lite offers a code size reduction, API simplification, and improved modularity.

The main RPMsg protocol features:

- · Shared memory interprocessor communication.
- · Virtio-based messaging bus.
- · Application-defined messages sent between endpoints.
- Portable to different environments/platforms.
- · Available in upstream Linux OS.

The RPMsg-Lite library is located in the <mCUXpressoSDK_install_dir>/middleware/multicore/rpmsg-lite folder. For detailed information about the RPMsg-Lite, see the RPMsg-Lite User's Guide located in the <mCUXpresso SDK install dir>/middleware/multicore/rpmsg_lite/doc folder.

3 MCSDK demo applications

Multicore and multiprocessor example applications are stored together with other MCUXpresso SDK examples, in the dedicated multicore subfolder.

Table 1. Multicore example applications

Location	Folder
Multicore example projects	<pre><mcuxpressosdk_install_dir>/boards/<board_name>/ multicore_examples/<application_name>/<core_type>/ <toolchain></toolchain></core_type></application_name></board_name></mcuxpressosdk_install_dir></pre>

MCSDKGSUG

All information provided in this document is subject to legal disclaimers.

Table 1. Multicore example applications...continued

Location	Folder
Multiprocessor example projects	<pre><mcuxpressosdk_install_dir>/boards/<board_name>/ multiprocessor_examples/<application_name>/<core_type>/ <toolchain></toolchain></core_type></application_name></board_name></mcuxpressosdk_install_dir></pre>

See the *Getting Started with MCUXpresso SDK* (document MCUXSDKGSUG) and *Getting Started with MCUXpresso SDK for XXX Derivatives* documents for more information about the MCUXpresso SDK example folder structure and the location of individual files that form the example application projects. These documents also contain information about building, running, and debugging multicore demo applications in individual supported IDEs. Each example application also contains a readme file that describes the operation of the example and required setup steps.

4 Inter-Processor Communication (IPC) levels

The MCSDK provides several mechanisms for Inter-Processor Communication (IPC). Particular ways and levels of IPC are described in this chapter.

IPC using low-level drivers

The NXP multicore SoCs are equipped with peripheral modules dedicated for data exchange between individual cores. They deal with the Mailbox peripheral for LPC parts and the Messaging Unit (MU) peripheral for Kinetis and i.MX parts. The common attribute of both modules is the ability to provide a means of IPC, allowing multiple CPUs to share resources and communicate with each other in a simple manner. The most lightweight method of IPC uses the MCUXpresso SDK low-leveldrivers for these peripherals. Using the Mailbox/MU driver API functions, it is possible to pass a value from core to core via the dedicated registers (could be a scalar or a pointer to shared memory) and also to trigger inter-core interrupts for notifications. For details about individual driver API functions, see the MCUXpresso SDK API Reference Manual of the specific multicore device. The MCUXpresso SDK is accompanied with the RPMsg-Lite documentation that shows how to use this API in multicore applications.

Messaging mechanism

On top of Mailbox/MU drivers, a messaging system can be implemented, allowing messages to send between multiple endpoints created on each of the CPUs. The RPMsg-Lite library of the MCSDK provides this ability and serves as the preferred MCUXpresso SDK messaging library. It implements ring buffers in shared memory for messages exchange without the need of a locking mechanism. The RPMsg-Lite provides the abstraction layer and can be easily ported to different multicore platforms and environments (Operating Systems). The advantages of such a messaging system are ease of use (there is no need to study behavior of the used underlying hardware) and smooth application code portability between platforms due to unified messaging API. However, this costs several kB of code and data memory. The MCUXpresso SDK is accompanied by the RPMsg-Lite documentation and several multicore examples. You can also obtain the latest RPMsg-Lite code from the GitHub account github.com/nxp-mcuxpresso/rpmsg-lite.

Remote procedure calls

To facilitate the IPC even more and to allow the remote functions invocation, the remote procedure call mechanism can be implemented. The eRPC of the MCSDK serves for these purposes and allows the ability to invoke a software routine on a remote system via a simple local function call. Utilizing different transport layers, it is possible to communicate between individual cores of multicore SoCs (via RPMsg-Lite) or between separate processors (via SPI, UART, or TCP/IP). The eRPC is mostly applicable to the MPU parts with enough of memory resources like i.MX parts.

The eRPC library allows you to export existing C functions without having to change their prototypes (in most cases). It is accompanied by the code generator tool that generates the shim code for serialization and invocation based on the IDL file with definitions of data types and remote interfaces (API).

MCSDKGSUG

All information provided in this document is subject to legal disclaimers.

If the communicating peer is running as a Linux OS user-space application, the generated code can be either in C/C++ or Python.

Using the eRPC simplifies the access to services implemented on individual cores. This way, the following types of applications running on dedicated cores can be easily interfaced:

- · Communication stacks (USB, Thread, Bluetooth Low Energy, Zigbee)
- · Sensor aggregation/fusion applications
- Encryption algorithms
- · Virtual peripherals

The eRPC is publicly available from the following GitHub account: github.com/EmbeddedRPC/erpc. Also, the MCUXpresso SDK is accompanied by the eRPC code and several multicore and multiprocessor eRPC examples.

The mentioned IPC levels demonstrate the scalability of the Multicore SDK library. Based on application needs, different IPC techniques can be used. It depends on the complexity, required speed, memory resources, system design, and so on. The MCSDK brings users the possibility for quick and easy development of multicore and multiprocessor applications.

5 Revision history

This table summarizes revisions to this document.

Table 2. Revision history

Revision number	Date	Substantive changes
0	09/2015	Initial release
1	03/2016	Updated for the SDK 2.0.0 and the MCSDK 1.1.0
2	09/2016	Updated for the MCSDK 2.0.0 and the LPCXpresso54114 support
3	09/2016	Updated for the MCSDK 2.1.0
4	3/2017	Updated for the MCSDK 2.2.0
5	05/2017	Updated for the MCSDK 2.2.1, added Chapter 4, "Inter Processor Communication Levels"
6	11/2017	Updated for the MCSDK 2.3.0
7	05/2018	Updated for the MCSDK 2.4.0
8	12/2018	Updated for the MCSDK 2.5.0
9	06/2019	Updated for the MCSDK 2.6.0
10	12/2019	Updated for the MCSDK 2.7.0
11	04/2020	Updated for the MCSDK 2.8.0
12	11/2020	Updated for the MCSDK 2.9.0
13	01 June 2021	Updated for the MCSDK 2.10.0
14	12 November 2021	Updated for the MCSDK 2.11.0
15	01 June 2022	Updated for the MCSDK 2.12.0
16	19 December 2022	Updated for the MCSDK 2.13.0

MCSDKGSUG

All information provided in this document is subject to legal disclaimers.

Table 2. Revision history...continued

Revision number	Date	Substantive changes
17	27 July 2023	Updated for the MCSDK 2.14.0
18	10 January 2024	Updated for the MCSDK 2.15.000

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Kinetis - is a trademark of NXP B.V.

MCSDKGSUG

All information provided in this document is subject to legal disclaimers.

MCSDKGSUG

Getting Started with Multicore SDK (MCSDK)

Table	s		
Tab. 1.	Multicore example applications4	Tab. 2.	Revision history

_.

Figures

Fig. 1.	MCSDK layers2	Fig. 3.	eRPC block diagram3
Fig. 2.	Multicore folder structure3		

MCSDKGSUG

Getting Started with Multicore SDK (MCSDK)

Contents

1	Overview	2
2	Multicore SDK (MCSDK) components	
2.1	Embedded Remote Procedure Call (eRPC)	3
2.2	Multicore Manager (MCMGR)	4
2.3	Remote Processor Messaging Lite	
	(RPMsg-Lite)	4
3	MCSDK demo applications	
4	Inter-Processor Communication (IPC)	
	levels	5
5	Revision history	е
	Legal information	۶

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.