





## Introduction

This guide helps you experiment with adding parallelism to your serial applications using the Intel® Advisor XE. You get hands-on experience with our sample code in a 50-minute exercise that shows you the power of the Intel Advisor XE. You can then explore other Intel® Parallel Studio XE components on your own. The final section is packed with resources to help you in the process of threading.

### What Is Intel Advisor XE?

Intel Advisor XE is a thread prototyping tool for software architects. It lets you evaluate the performance implications and the refactoring cost of parallelizing a code region before committing resources to that endeavor. Because you only mark where the parallelism could be, your application stays serial. Thus, any changes made to ease the transition to parallel code can be verified with your existing test system.

## Try It Yourself

## Install and Set Up Intel Parallel Studio XE

1. Download and install an evaluation copy of the Intel Parallel Studio XE.

### Install and Open the tachyon\_Advisor Sample Application

Tachyon is a 2-D ray-tracing/rendering program. After computing and displaying the image and the elapsed time (about 10 seconds), it waits another five seconds so you can view the window before it closes.

The source, tachyon\_serial.cpp, contains three functions. thread\_trace() initializes the static variables before having parallel\_thread() draw the picture, while render\_one\_pixel() determines the color to emit. Loops in parallel\_thread() and render\_one\_pixel() need close attention.

This document walks you through using the Intel Advisor XE to explore parallelizing these functions.

- Download the tachyon\_Advisor.zip sample file to your machine. This is a C++ console application created with Microsoft Visual Studio\* 2010.
  - Intel Advisor XE samples can be used with Visual Studio 2010, 2012, and 2013.
- 2. Extract the files from the tachyon\_Advisor.zip file to a writable directory or share on your system, such as a C:\Work\Samples folder.
- 3. Load the solution into Visual Studio by selecting **File>Open>Project/Solution...** and navigate to the tachyon\_Advisor.sln file to see something similar to Figure 1.








Figure 1

The tachyon\_Advisor solution contains several projects. In this guide, you will modify only the 1\_tachyon\_serial and tachyon.common projects shown in Figure 2. The others (2\_tachyon\_annotated, 3\_tachyon\_cilk, 3\_tachyon\_omp, and 3\_tachyon\_tbb) are not used in this guide.




Figure 2

1\_tachyon\_serial is configured to reference the Intel Advisor XE default installation include directory. To view the settings, right-click the project in the Solution Explorer and choose Properties. The relevant configuration file is highlighted in Figure 3.









Figure 3

#### **Activate Intel Advisor XE**

You can activate the Intel Advisor XE through its toolbar, the Visual Studio tools menu, or the Solution Explorer project context menu.

Click the Workflow icon (first from the left) in the Intel Advisor XE toolbar shown in Figure 4 to open the Intel Advisor XE Workflow shown in Figure 5. This workflow is available to guide you through the methodology of experimenting with parallelism.







### Survey Target: Identify Call Sites and Loops That May Benefit From Parallelism

The first workflow step: Run the Intel Advisor XE Survey tool to identify call sites and loops that consume most of your program's time. This focuses your attention on the hot call trees and loops as potential locations to experiment with parallelization.

- 1. With 1 tachyon serial project defined as the solution Start-Up Project, build the Release configuration.
- 2. Click the Collect Survey Data icon under **1. Survey Target** in the Intel Advisor XE Workflow.

  The Survey tool identifies two loops in parallel thread() that consume significant CPU time. Figure 6




Figure 6

3. Double-click the row for the outer loop to see details in the Survey Source view.

We can see these nested loops account for a significant percentage of program execution time. After evaluating the data accesses within these loops and the amount of time spent, we can identify the body of the outer loop as a good candidate for experimentation: each of the picture's horizontal lines will be rendered in parallel. Figure 7




Figure 7





#### For Additional Assistance

- Check the help tip at the top of the Workflow pane.
- Review the documentation references in the Workflow.
- Double-click the Intel Advisor XE icon at the top of the My Advisor Results window for an overview of the current display. Figure 8




Figure 8

 Right-click a row or column of the My Advisor Results window and select What Should I Do Next? from the context menu. Figure 9




Figure 9

#### To Navigate to an Editable Code Window

- Double-click a row in an Intel Advisor XE window.
- 2. Right-click to activate the context menu, and then select **Edit Source**.

#### Annotate Sources: Insert Intel Advisor XE Annotations to Model Parallelism

Now that we have a good idea where to create our parallel task (the body of the outer loop), we can use the Intel Advisor XE to model the performance of the application as if it were parallelized. Remember that our application remains serial while we experiment with parallelism.

To define our parallel experiment for Intel Advisor XE, we continue with: **2. Annotate Sources** in the Intel Advisor XE Workflow.

Expand the Steps to annotate section in the workflow to see a summary of how to annotate the sources. Figure 10








Figure 10

#### Include the Header File advisor-annotate.h.

We will reference the advisor-annotate.h header file from the Intel Advisor XE installation directory. Since the project include path property is already modified, we only need to add the include statement to the source file.

From the editor window, navigate to where we want to include the header file, right-click to open the editor context menu, and select Intel Advisor XE > Insert Annotation Definitions Reference. Figure 11




Figure 11

### Define the Parallel Task by Inserting a Task Annotation

From within the editor window, select the body of the outer loop, for (int y = starty; y < stopy; y++), right-click to open the editor pop-up menu, and select **Intel Advisor XE > Annotation Wizard**. Figure 12





```
tachyon_serial.cpp × 1_tachyon_serial - e000
  (Global Scope)

□static void parallel_thread (void)

         //ADVISOR COMMENT: You found a good location to model parallelism
         //ADVISOR COMMENT: This for() loop consumes a lot of the runtime and is a prime candidate to model as parallel
         //ADVISOR COMMENT: Uncomment the following six annotations to model the iterations of this loop as parallel task
         //ADVISOR COMMENT: Don't forget to uncomment the #include <advisor-annotate.h> at the top
         //ANNOTATE SITE BEGIN(allRows);
         for (int y = starty; y < stopy;</pre>
                                          Create Unit Tests...
             //ANNOTATE_TASK_BEGIN(each 📮 Go To Definition
                                                                     F12
             m_storage.serial = 1;
                                           Go To Declaration
                                                                     Ctrl+Alt+F12
             m_storage.mboxsize = sizec
             m_storage.local_mbox = (un
                                              Find All References
             memset(m_storage.local_mbo 🖫 View Call Hierarchy
                                                                     Ctrl+K, Ctrl+T
                                              Go To Header File
             drawing_area drawing(start
             for (int x = startx; x < s
                                              Intel Advisor XE 2015
                                                                                       Annotation Wizard...
                  color_t c = render_one
                                               Breakpoint
                                                                                         Annotate Site
                  drawing.put_pixel(c);
                                           Run To Cursor
                                                                     Ctrl+F10
                                                                                       Annotate Iteration Task
                                                                     Ctrl+X
                                              Cut
                                                                                         Annotate Lock
             if(!video->next_frame())
                                              Copy
                                                                      CtrI+C
                                                                                         Insert Annotation Definitions Reference
                  free(m_storage.local_m 🏩
                  //ANNOTATE TACK END/as
100 %
                                               Outlining
```

Figure 12

Using the Annotation Wizard, insert the Iteration Task annotation with the label *MyTask1*. This annotation tells the Intel Advisor XE analysis tools that the iterations of this loop may run concurrently in this parallelized model. Figure 13




Figure 13

#### Surround the Task With a Parallel Site Annotation

A parallel site is a region of code that contains one or more tasks that may execute in parallel.





Again, select the entire loop, right-click, and select **Intel Advisor XE > Annotate Site**. This annotation uses the label generated by the Intel Advisor XE. Figure 14




Figure 14

The source file had existing annotations commented out. The newly added annotations should be similar to these annotations. Figure 15

```
ANNOTATE_SITE_BEGIN( MySite2 );
          for (int y = starty; y < stopy; y++)</pre>
           ANNOTATE_ITERATION_TASK( MyTask1);
163
           //ANNOTATE_ITERATION_TASK(MyTask1);
           memset(m_storage.local_mbox,0,m_storage.mboxsize);
169
           drawing area drawing(startx, totaly-y, stopx-startx, 1);
170
171
172
           for (int x = startx; x < stopx; x++) {
  color_t c = render_one_pixel (x, y, m_storage.local_mbox, m_storage.local_mbox, m_storage.local_mbox, m_storage.local_mbox, m_storage.local_mbox</pre>
             drawing.put pixel(c);
173
174
175
            if(!video->next frame())
176
177
178
              free(m_storage.local_mbox);
            free(m_storage.local_mbox);
         //ANNOTATE SITE END(allRows):
          ANNOTATE_SITE_END();
185 }
```

Figure 15


#### **Build the Project**

Save your edits and rebuild the project Release configuration.

### Check Suitability: What Are the Performance Implications?

The Intel Advisor XE Suitability tool helps you evaluate the performance of your parallel experiment by displaying the performance projection for the parallel site and how the site's performance impacts the entire program.

Select the Collect Suitability Data icon under **3. Check Suitability** in the Intel Advisor XE Workflow to analyze the program. Figure 16





Model an alternative CPU/Coprocessor.



Model a specific threading paradigm.





Figure 16



Scalability of the selected site



Model changes in the number or duration of loop iterations..



Model reducing site overhead.

## Check Correctness: What Are the Potential Data-Sharing Problems?

The Intel Advisor XE Correctness tool helps you identify data issues like data races in your parallel experiment. A data race, which is a bug that can occur from adding parallelism to parts of your program, happens when multiple tasks read and write data at a shared memory location without coordinating those read and write operations.


#### Run the Correctness Tool

- Switch to the Debug configuration and set the Command Argument in the Project Properties > Debugging menu to
  ..\dat\3spheres.dat if it is not already set. This decreases the complexity of the input so that the Correctness
  analysis runs faster.
- 2. Build the Debug configuration.
- 3. Select the Collect Correctness Data icon under **4. Check Correctness** in the Intel Advisor XE Workflow to start the Correctness tool. Figure 17

The Correctness tool predicts that our parallel experiment will have data-sharing problems that need to be resolved if we want to parallelize this application. Figure 18








Individual observations corresponding to the problems and messages

Figure 17 (above) and 18 (below)







#### See the Big Picture

When you are experimenting with several parallel models (several sites and tasks), it is a good idea to see the big picture. Use the Summary report to see all the annotations encountered when the start-up project executes, and their corresponding performance projections and data-sharing issues.

Select Summary in the Intel Advisor XE window to display Figure 19.




Figure 19

### Investigate and Fix the Data-Sharing Problems

Double-click each problem row to see the corresponding Correctness Source view.

Starting with the memory reuse problem reported in the third row (P3), we see what is illustrated in Figure 20.








Figure 20

After comparing this with the other memory-reuse observations (P4 and P5), we can determine that these three problems are related and describe a case of incidental sharing of m\_storage. For the parallel version to work correctly, each task (loop iteration) needs its own copy of m\_storage. This is possible if we move the declaration of m\_storage to within the task (loop).

Navigate to the editor window (right-click the line in the Observation window and select **Edit Source**) and move the declaration of m\_storage Figure 21 to inside the task. Figure 22.

Figure 21

```
tachyon_serial.cpp* × 1_tachyon_serial - e000
  (Global Scope)
                                                                                 parallel thread(void)
         □static void parallel_thread (void)
   152
             //ADVISOR COMMENT: You found a good location to model parallelism
   153
             //ADVISOR COMMENT: This for() loop consumes a lot of the runtime and is a prime candidate to model as parallel
   154
    155
             //ADVISOR COMMENT: Uncomment the following three annotations to model the iterations of this loop as parallel tasks
   156
             //ADVISOR COMMENT: Don't forget to uncomment the #include <advisor-annotate.h> at the top
    157
             ANNOTATE SITE BEGIN( MySite2 ):
             //ANNOTATE_SITE_BEGIN(allRows);
    160
             for (int y = starty; y < stopy; y++)</pre>
   161
               ANNOTATE_ITERATION_TASK( MyTask1);
    163
               //ANNOTATE_ITERATION_TASK(MyTask1);
    164
               storage m storage;
               m_storage.serial = 1;
               m_storage.mboxsize = sizeof(unsigned int)*(max_objectid() + 20);
m_storage.local_mbox = (unsigned int *) malloc(m_storage.mboxsize);
    166
    167
               memset(m_storage.local_mbox,0,m_storage.mboxsize);
   168
```

Figure 22





The final predicted issue is a data communication observation (P2). Upon investigation, we can see that there is a global variable, g\_updates, that must be updated consistently between iterations—this problem cannot be resolved by defining and incrementing local copies. Figure 23




Figure 23

The simple fix is to insert a lock annotation pair around the update of g updates.

- 1. Navigate to the editable source window by double-clicking the g\_updates++ line.
- 2. Scroll near the top of the winvideo.h file.
- 3. Uncomment the line to include the Intel Advisor XE annotation definition header file.
- 4. Select the g\_updates++ source line, right-click, and select Intel Advisor XE > Annotate Lock.
- 5. Replace the <address> argument for the lock annotations with 0. Figure 24 and 25








Figure 24

```
//! Refresh screen picture
       bool video::next_frame()
259
           if(!running) return false;
       //ADVISOR COMMENT: The g_updates increment causes a Data communication issue (race condition)
//ADVISOR COMMENT: Uncomment the following two lock annotations to protect the access to the
261
262
        //ADVISOR COMMENT: Don't forget to uncomment the #include <advisor-annotate.h> at the top of the
        //ADVISOR COMMENT: Alternatively, the lock can be put around the call to next frame() in tacyho
         //ANNOTATE_LOCK_ACQUIRE(0);
266
        ANNOTATE LOCK ACQUIRE(0);
                           fast but inaccurate counter - race condition is actually OK for algorithm...
        g_updates++; //
        ANNOTATE LOCK RELEASE(0);
268
269
        //ANNOTATE LOCK RELEASE(0);
           if(!threaded) while(loop_once(this));
           else if(g_handles[1]) {
271
272
               SetEvent(g_handles[1]);
273
               YIELD_TO_THREAD();
274
            return true;
```

Figure 25

### **Check the Effects of Modifying the Sources**

With the Correctness data observations resolved, we need to rebuild and rerun both the Suitability and Correctness tools to evaluate the impact of the source changes, and to verify that we have not introduced new issues. The result:

- The Correctness tool does not identify any additional issues.
- The Suitability tool reassures us that the lock of g\_updates should have minimal impact. Figure 26








Figure 26

## Replace Annotations With a Parallel Framework

The final step is to transition the Intel Advisor XE annotations to a parallel framework. This is Intel Advisor XE Workflow step **5. Add Parallel Framework**. Expand the **Steps to replace annotations** section to display the information in Figure 27.




Figure 27

Intel Advisor XE provides documentation to assist with the transition of annotations to the parallel framework of your choice. Use the Summary view to quickly navigate to each annotated site by clicking the link in the **Potential program gain** section.

### **Build the Parallel Version and Verify Speedup**

We can build and run the resulting executable on a multi-core system after replacing the Intel Advisor XE annotations with the appropriate parallel framework, such as Intel® Threading Building Blocks (Intel® TBB). To quickly see the results of parallelizing tachyon using either Intel® TBB, Intel® Cilk Plus, or OpenMP\* you can use the 3\_tachyon\_cilk, 3\_tachyon\_tbb, or 3\_tachyon\_omp project.





Figure 28 displays running tachyon on a four-core system: The rendering shows four threads rendering separate parts of the image in parallel.



Figure 28

## **Success**

This example demonstrates how you can use the Intel Advisor XE to add parallelism to your existing application. Intel Advisor XE helps you evaluate the performance benefits of parallelism, while identifying potential data races and other problems in the serial code where it is easy to make changes.

Learn more about parallelism and Intel Parallel Studio XE from our experts. We are here to help developers write correct, high-performing code that will take advantage of both today's and tomorrow's processing power.

### **Additional Resources**

Intel Learning Lab – Technical videos, whitepapers, webinar replays and more.

Intel Parallel Studio XE product page – How to videos, getting started guides, documentation, product details, support and more.

Evaluation Guide Portal – Additional evaluation guides that show how to use various powerful capabilities.

Intel® Software Network Forums – A community for developers.

Intel® Software Products Knowledge Base – Access to information about products and licensing,

Download a free 30 day evaluation





## **Purchase Options: Language Specific Suites**

Intel® Parallel Studio XE comes in three editions based on your development needs. Single language (C++ or Fortran) versions are available in the Composer and Professional editions.

- Composer Edition includes compilers, performance libraries, and parallel models made to build fast parallel code.
- Professional Edition includes everything in the Composer edition. It adds performance profiler, threading design/prototyping, and memory & thread debugger to design, build, debug and tune fast parallel code.
- **Cluster Edition** includes everything in the Professional edition. It adds a MPI cluster communications library, along with MPI error checking and tuning to design, build, debug and tune fast parallel code that includes MPI.

	Intel® Parallel Studio XE Composer Edition <sup>1</sup>	Intel® Parallel Studio XE  Professional Edition <sup>1</sup>	Intel® Parallel Studio XE Cluster Edition
Intel® C++ Compiler	√	√	√
Intel® Fortran Compiler	√	√	√
Intel® Threading Building Blocks (C++ only)	√	√	√
Intel® Integrated Performance Primitives (C++ only)	√	√	√
Intel® Math Kernel Library	√	√	√
Intel® Cilk™ Plus (C++ only)	√	√	√
Intel® OpenMP*	√	√	√
Rogue Wave IMSL* Library <sup>2</sup> (Fortran only)	Bundled and Add-on	Add-on	Add-on
Intel® Advisor XE		√	√
Intel® Inspector XE		√	√
Intel® VTune™ Amplifier XE <sup>3</sup>		√	√
Intel® MPI Library <sup>3</sup>			√
Intel® Trace Analyzer and Collector			√
Operating System	Windows* (Visual Studio*)	Windows (Visual Studio)	Windows (Visual Studio)
(Development Environment)	Linux* (GNU)	Linux (GNU)	Linux (GNU)
	OS X* <sup>4</sup> (XCode*)		

#### Notes:

- Available with a single language (C++ or Fortran) or both languages.
- Available as an add-on to any Windows Fortran\* suite or bundled with a version of the Composer Edition.
- 3. Available bundled in a suite or standalone
- 4. Available as single language suites on OS X.



Learn more about Intel Parallel Studio XE

- Click or enter the link below: http://intel.ly/parallel-studio-xe
- Or scan the QR code on the left



Download a free 30-day evaluation

- Click or enter the link below: http://intel.ly/sw-tools-eval
- Click on 'Product Suites' link

#### **Notices**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

© 2014, Intel Corporation. All rights reserved. Intel, the Intel logo, VTune, Cilk and Xeon are trademarks of Intel Corporation in the U.S. and other countries. \*Other names and brands may be claimed as the property of others.

design-parallel-performance\_studioxe-evalguide/Rev-081714