











MSP430FR6989, MSP430FR69891, MSP430FR6988, MSP430FR6987 MSP430FR5989, MSP430FR59891, MSP430FR5988, MSP430FR5987, MSP430FR5986

SLAS789B - JUNE 2014-REVISED MARCH 2015

MSP430FR698x(1), MSP430FR598x(1) Mixed-Signal Microcontrollers

1 Device Overview

1.1 Features

- Embedded Microcontroller
 - 16-Bit RISC Architecture up to 16-MHz Clock
 - Wide Supply Voltage Range (1.8 V to 3.6 V) (1)
- · Optimized Ultra-Low-Power Modes
 - Active Mode: Approximately 100 µA/MHz
 - Standby (LPM3 With VLO): 0.4 μA (Typical)
 - Real-Time Clock (RTC) (LPM3.5): 0.35 μA (Typical) (2)
 - Shutdown (LPM4.5): 0.02 µA (Typical)
- Ultra-Low-Power Ferroelectric RAM (FRAM)
 - Up to 128KB of Nonvolatile Memory
 - Ultra-Low-Power Writes
 - Fast Write at 125 ns per Word (64KB in 4 ms)
 - Unified Memory = Program + Data + Storage in One Single Space
 - 10¹⁵ Write Cycle Endurance
 - Radiation Resistant and Nonmagnetic
- Intelligent Digital Peripherals
 - 32-Bit Hardware Multiplier (MPY)
 - Three-Channel Internal Direct Memory Access (DMA)
 - RTC With Calendar and Alarm Functions
 - Five 16-Bit Timers With up to Seven Capture/Compare Registers Each
 - 16-Bit and 32-Bit Cyclic Redundancy Checker (CRC16, CRC32)
- High-Performance Analog
 - Extended Scan Interface (ESI) for Background Water, Heat, and Gas Volume Measurement
 - 16-Channel Analog Comparator
 - 12-Bit Analog-to-Digital Converter (ADC) With Internal Reference and Sample-and-Hold and up to 16 External Input Channels
 - Integrated LCD Driver With Contrast Control for up to 320 Segments
- Multifunction Input/Output Ports
 - All P1 to P10 and PJ Pins Support Capacitive Touch Capability Without Need for External Components
- (1) Minimum supply voltage is restricted by SVS levels.
- (2) RTC is clocked by a 3.7-pF crystal.

- Accessible Bit-, Byte- and Word-Wise (in Pairs)
- Edge-Selectable Wakeup From LPM on Ports P1, P2, P3, and P4
- Programmable Pullup and Pulldown on All Ports
- · Code Security and Encryption
 - 128-Bit or 256-Bit AES Security Encryption and Decryption Coprocessor
 - True Random Number Seed for Random Number Generation Algorithm
- Enhanced Serial Communication
 - eUSCI_A0 and eUSCI_A1 Support:
 - UART With Automatic Baud-Rate Detection
 - IrDA Encode and Decode
 - SPI at Rates up to 10 Mbps
 - eUSCI_B0 and eUSCI_B1 Support:
 - I²C With Multiple-Slave Addressing
 - SPI at Rates up to 10 Mbps
 - Hardware UART and I²C Bootstrap Loader (BSL)
- Flexible Clock System
 - Fixed-Frequency DCO With 10 Selectable Factory-Trimmed Frequencies
 - Low-Power Low-Frequency Internal Clock Source (VLO)
 - 32-kHz Crystals (LFXT)
 - High-Frequency Crystals (HFXT)
- Development Tools and Software
 - Free Professional Development Environments With EnergyTrace++™ Technology
 - Experimenter and Development Kits
- · Family Members
 - Section 3 Summarizes the Device Variants and Available Packages Types
- For Complete Module Descriptions, See the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367)

TEXAS INSTRUMENTS

1.2 Applications

- Water Meters
- Heat Meters
- Heat Cost Allocators

- Portable Medical Meters
- Data Logging
- See Section 7.2.3 for TI Designs

1.3 Description

The MSP430™ ultra-low-power (ULP) FRAM platform combines uniquely embedded FRAM and a holistic ultra-low-power system architecture, allowing innovators to increase performance at lowered energy budgets. FRAM technology combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash at much lower power.

The MSP430 ULP FRAM portfolio consists of a diverse set of devices that feature FRAM, the ULP 16-bit MSP430 CPU, and intelligent peripherals targeted for various applications. The ULP architecture showcases seven low-power modes, which are optimized to achieve extended battery life in energy-challenged applications.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (2)
MSP430FR6989PZ	LQFP (100)	14 mm × 14 mm
MSP430FR6989PN	LQFP (80)	12 mm × 12 mm
MSP430FR5989PM	LQFP (64)	10 mm × 10 mm
MSP430FR5989RGC	VQFN (64)	9 mm × 9 mm

⁽¹⁾ For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 9, or see the TI website at www.ti.com.

⁽²⁾ The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 9.



1.4 Functional Block Diagram

Figure 1-1 and Figure 1-2 show the functional block diagrams.




Figure 1-1. Functional Block Diagram - MSP430FR698x, MSP430FR698x1




Figure 1-2. Functional Block Diagram - MSP430FR598x, MSP430FR598x1



Table of Contents

1	Devi	ce Overview	. <u>1</u>		5.11	Typical Characteristics, Current Consumption per	
	1.1	Features	. 1			Module	
	1.2	Applications	. 2		5.12	Thermal Packaging Characteristics	. 37
	1.3	Description	_		5.13	Timing and Switching Characteristics	. 38
	1.4	Functional Block Diagram	_	6	Deta	iled Description	. <u>71</u>
2		sion History	_		6.1	Overview	. <u>71</u>
3		ce Comparison	_		6.2	CPU	. <u>71</u>
4		ninal Configuration and Functions	_		6.3	Operating Modes	. 72
•	4.1	Pin Diagram – PZ Package – MSP430FR698x,	· <u> </u>		6.4	Interrupt Vector Table and Signatures	. 74
		MSP430FR698x1	. 8		6.5	Bootstrap Loader (BSL)	77
	4.2	Pin Diagram - PN Package - MSP430FR698x,	_		6.6	JTAG Operation	
		MSP430FR698x1	<u>9</u>		6.7	FRAM	_
	4.3	Pin Diagram – PM or RGC Package –			6.8	RAM	78
		MSP430FR598x, MSP430FR598x1	_		6.9	Tiny RAM	
	4.4	Signal Descriptions	_		6.10	Memory Protection Unit Including IP Encapsulation	_
	4.5	Pin Multiplexing			6.11	Peripherals	
	4.6	Connection of Unused Pins			6.12	Device Descriptors (TLV)	
5	Spec	cifications	<u>28</u>		6.13	Memory	
	5.1	Absolute Maximum Ratings	<u>28</u>		6.14	Identification	
	5.2	ESD Ratings	<u>28</u>	7			
	5.3	Recommended Operating Conditions	<u>28</u>	′		lications, Implementation, and Layout	
	5.4	Active Mode Supply Current Into V _{CC} Excluding			7.1 7.2	Device Connection and Layout Fundamentals	148
		External Current	<u>29</u>		1.2	Peripheral- and Interface-Specific Design Information	152
	5.5	Typical Characteristics, Active Mode Supply	00	8	Devi	ce and Documentation Support	
	5 0	Currents	<u>30</u>	U	8.1	Device Support	
	5.6	Low-Power Mode (LPM0, LPM1) Supply Currents Into V _{CC} Excluding External Current	30		8.2		
	5.7	Low-Power Mode LPM2, LPM3, LPM4 Supply	<u>30</u>			Documentation Support	
	0.7	Currents (Into V _{CC}) Excluding External Current	31		8.3	Trademarks Outlier	
	5.8	Low-Power Mode With LCD Supply Currents (Into			8.4	Electrostatic Discharge Caution	
		V _{CC}) Excluding External Current	<u>33</u>		8.5	Export Control Notice	
	5.9	Low-Power Mode LPMx.5 Supply Currents (Into		_	8.6	Glossary	<u>162</u>
		V _{CC}) Excluding External Current	<u>34</u>	9		hanical, Packaging, and Orderable	400
	5.10	Typical Characteristics, Low-Power Mode Supply				mation	
		Currents	35		9.1	Packaging Information	162



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chang	ges from August 28, 2014 to March 9, 2015	Page
•	Moved T _{stg} to Section 5.1 and removed <i>Handling Ratings</i> table	
•	Changed "I _{LPM3,XT12} " parameter from "includes SVS" to "excludes SVS"	
•	Deleted "RAM disabled." from footnote for I _{LPM3,VLO} .	
•	Changed note from "Low-power mode 3, 12-pF crystal, including SVS" to "excluding SVS", and changed listed	
	test conditions to exclude SVS	
•	Deleted "RAM disabled." from footnote for I _{LPM4} .	
•	In the second row of the I _{VMID} parameter, changed the UNIT from µA to nA, and converted MAX value to new	
	unit (from 1.6 µA to 1600 nA)	67
•	Moved "FRAM access time error" interrupt source and "ACCTEIFG" interrupt flag from "System NMI" to "System	
	Reset" row	74
•	Added eUSCI_B1 to list in Section 6.11.23.2	88
•	Switched PxSEL0.y and PxSEL1.y inputs in Figure 6-1 to correct inputs to multiplexers	
•	Switched P1SEL0.x and P1SEL1.x inputs in P1.0 to P1.3 schematic to show correct inputs to multiplexers	
•	Switched P2SEL0.x and P2SEL1.x inputs in P2.4 to P2.7 schematic to show correct inputs to multiplexers	
•	Switched P6SEL0.x and P6SEL1.x inputs in P6.0 to P6.7 schematic to show correct inputs to multiplexers	
•	Switched P8SEL0.x and P8SEL1.x inputs in P8.4 to P8.7 schematic to show correct inputs to multiplexers	
•	Switched P9SEL0.x and P9SEL1.x inputs in P9.0 to P9.3 schematic to show correct inputs to multiplexers	
•	Switched P9SEL0.x and P9SEL1.x inputs in P9.4 to P9.7 schematic to show correct inputs to multiplexers	
•	Switched PJSEL0.4 and PJSEL1.4 inputs in PJ.4 schematic to show correct inputs to multiplexers	
•	Switched PJSEL0.5 and PJSEL1.5 inputs in PJ.5 schematic to show correct inputs to multiplexers	
•	Switched PJSEL0.6 and PJSEL1.6 inputs in PJ.6 schematic to show correct inputs to multiplexers	
•	Switched PJSEL0.7 and PJSEL1.7 inputs in PJ.7 schematic to show correct inputs to multiplexers	
•	Switched P1SEL0.x and P1SEL1.x inputs in Section 6.11.24.20 schematic	
•	Changed Figure 8-1: Corrected "ESI" label. Added note.	. <u>160</u>



3 Device Comparison

Table 3-1 and Table 3-2 summarize the available family members.

Table 3-1. Device Comparison (With UART BSL)⁽¹⁾ (2)

DEVICE	FRAM	SRAM	CLOCK	Timer_A	Timer_B	eU	SCI	AES	ADC12 B	LCD C	1/0	PACKAGE
DEVICE	(KB)	(KB)	SYSTEM	(3)	(4)	A ⁽⁵⁾	B ⁽⁶⁾	AES	ADC12_B	LCD_C	Ş	TYPE
MSP430FR6989	128	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext 16 ext	240 seg 320 seg	63 83	80 PN 100 PZ
MSP430FR6988	96	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext 16 ext	240 seg 320 seg	63 83	80 PN 100 PZ
MSP430FR6987	64	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext 16 ext	240 seg 320 seg	63 83	80 PN 100 PZ
MSP430FR5989	128	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext	N/A	48	64 PM 64 RGC
MSP430FR5988	96	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext	N/A	48	64 PM 64 RGC
MSP430FR5987	64	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext	N/A	48	64 PM 64 RGC
MSP430FR5986	48	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext	N/A	48	64 PM

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/package.
- (3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (5) eUSCI_A supports UART with automatic baud-rate detection, IrDA encode and decode, and SPI.
- (6) eUSCI_B supports I²C with multiple slave addresses and SPI.
- (7) Timer_A TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.
- (8) Timer_A TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any).

Table 3-2. Device Comparison (With I²C BSL) (1) (2)

DEVICE	PEWCE FRAM SRAM CLOCK 1		Timer_A	Timer_B	eUSCI		AES	ADC12 B	LCD C	1/0	PACKAGE	
DEVICE	(KB)	(KB)	SYSTEM	(3)	(4)	A ⁽⁵⁾	B ⁽⁶⁾	ALS	ADC12_B	LCD_C	1/0	TYPE
MSP430FR69891	128	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext 16 ext	240 seg 320 seg	63 83	80 PN 100 PZ
MSP430FR59891	128	2	DCO HFXT LFXT	3, 3 ⁽⁷⁾ 2, 5 ⁽⁸⁾	7	2	2	yes	12 ext	N/A	48	64 PM 64 RGC

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/package.
- (3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (5) eUSCI_A supports UART with automatic baud-rate detection, IrDA encode and decode, and SPI.
- (6) eUSCI_B supports I²C with multiple slave addresses and SPI.
- (7) Timer_A TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.
- (8) Timer_A TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any).



4 Terminal Configuration and Functions

4.1 Pin Diagram - PZ Package - MSP430FR698x, MSP430FR698x1

Figure 4-1 shows the 100-pin PZ package pin assignments.





Figure 4-1. 100-Pin PZ Package (Top View)



4.2 Pin Diagram – PN Package – MSP430FR698x, MSP430FR698x1

Figure 4-2 shows the 80-pin PN package pin assignments.



On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX On devices with I²C BSL: P1.6: BSLSDA; P1.7: BSLSCL

Figure 4-2. 80-Pin PN Package (Top View)



4.3 Pin Diagram - PM or RGC Package - MSP430FR598x, MSP430FR598x1

Figure 4-3 shows the 64-pin PM or RGC package pin assignments.




Figure 4-3. 64-Pin PM or RGC Package (Top View)



4.4 Signal Descriptions

Table 4-1 and Table 4-2 describe the device signals.

Table 4-1. MSP430FR698x, MSP430FR698x1 Signal Descriptions

TER	MINAL			<u> </u>	
	PZ PN			'n	DESCRIPTION
NAME	NO.	Seg.	NO.	Seg.	
					General-purpose digital I/O
P4.3/UCA0SOMI/UCA0RXD/					USCI_A0: Slave out, master in (SPI mode)
UCB1STE	1		1		USCI_A0: Receive data (UART mode)
					USCI_B1: Slave transmit enable (SPI mode)
					General-purpose digital I/O
P1.4/UCB0CLK/UCA0STE/					USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
TA1.0/Sx	2	S1	2	S3	USCI_A0: Slave transmit enable (SPI mode)
					Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
				S2	USCI_B0: Slave transmit enable (SPI mode)
P1.5/UCB0STE/ UCA0CLK/TA0.0/Sx	3	S0	3		USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
					Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
					USCI_B0: Slave in, master out (SPI mode)
P1.6/UCB0SIMO/UCB0SDA/				0.4	USCI_B0: I ² C data (I ² C mode)
TA0.1/Sx	4		4	S1	BSL data (I ² C BSL)
					Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
				_	USCI_B0: Slave out, master in (SPI mode)
P1.7/UCB0SOMI/UCB0SCL/	_		_		USCI_B0: I ² C clock (I ² C mode)
TA0.2/Sx	5		5	S0	BSL clock (I ² C BSL)
					Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output
					LCD segment output (segment number is package specific)
DOO!! CDCAD			(Input/output port of most positive analog LCD voltage (V1)
R33/LCDCAP	6		6		LCD capacitor connection
P6.0/R23	7		7		General-purpose digital I/O
F0.0/R23	,		,		Input/output port of second most positive analog LCD voltage (V2)
					General-purpose digital I/O
P6.1/R13/LCDREF	8		8		Input/output port of third most positive analog LCD voltage (V3 or V4)
					External reference voltage input for regulated LCD voltage
					General-purpose digital I/O
P6.2/COUT/R03	9		9		Comparator output
					Input/output port of lowest analog LCD voltage (V5)

www.ti.com

TER	MINAL					
NAME	P	Z	F	N	DESCRIPTION	
IVAIVIL	NO.	Seg.	NO.	Seg.		
P6.3/COM0	10		10		General-purpose digital I/O	
1 0.3/001010	10		10		LCD common output COM0 for LCD backplane	
					General-purpose digital I/O	
P6.4/TB0.0/COM1/Sx	11		11	S36	Timer_B TB0 CCR0 capture: CCI0B input, compare: Out0 output	
1 0.4/1 B0.0/0 O W 1/0 X			''	030	LCD common output COM1 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
DC E/TD0 4/COM2/Cv	10		12	S35	Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output	
P6.5/TB0.1/COM2/Sx	12		12	333	LCD common output COM2 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
D0 0/TD0 0/00M0/0	40		40	004	Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output	
P6.6/TB0.2/COM3/Sx	13		13	S34	LCD common output COM3 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
		_	14		Timer_B TB0 CCR3 capture: CCl3A input, compare: Out3 output	
P2.4/TB0.3/COM4/Sx	14	S43		S33	LCD common output COM4 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					Timer_B TB0 CCR4 capture: CCI4A input, compare: Out4 output	
P2.5/TB0.4/COM5/Sx	15	S42	15	S32	LCD common output COM5 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					Timer_B TB0 CCR5 capture: CCI5A input, compare: Out5 output	
P2.6/TB0.5/ESIC1OUT/	16	S41	16	S31	ESI Comparator 1 output	
COM6/Sx					LCD common output COM6 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					Timer_B TB0 CCR6 capture: CCI6A input, compare: Out6 output	
P2.7/TB0.6/ESIC2OUT/	17	S40	17	S30	ESI comparator 2 output	
COM7/Sx		0.0		000	LCD common output COM7 for LCD backplane	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					Timer_A TA1 CCR0 capture: CCI0B input, compare: Out0 output	
P10.2/TA1.0/SMCLK/Sx	18	S39			SMCLK output	
					·	
					LCD segment output (segment number is package specific) General-purpose digital I/O	
P5.0/TA1.1/MCLK/Sx	19	S38			Timer_A TA1 CCR1 capture: CCl1A input, compare: Out1 output	
					MCLK output	
	1				LCD segment output (segment number is package specific)	



TER	MINAL						
NAME	P	Z	F	PN	DESCRIPTION		
NAME	NO.	Seg.	NO.	Seg.			
					General-purpose digital I/O		
P5.1/TA1.2/Sx	20	S37			Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P5.2/TA1.0/TA1CLK/ACLK/Sx					Timer_A TA1 CCR0 capture: CCI0B input, compare: Out0 output		
	21	S36			Timer_A TA1 clock signal TA0CLK input		
					ACLK output (divided by 1, 2, 4, or 8)		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P5.3/UCB1STE/Sx	22	S35			USCI_B1: Slave transmit enable (SPI mode)		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P3.0/UCB1CLK/Sx	23	S34	18	S29	USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P3.1/UCB1SIMO/UCB1SDA/ Sx	24	S33	19	S28	USCI_B1: Slave in, master out (SPI mode)		
	24			320	USCI_B1: I ² C data (I ² C mode)		
					LCD segment output (segment number is package specific)		
		S32	20	S27	General-purpose digital I/O		
P3.2/UCB1SOMI/UCB1SCL/	25				USCI_B1: Slave out, master in (SPI mode)		
Sx	25				USCI_B1: I ² C clock (I ² C mode)		
					LCD segment output (segment number is package specific)		
DVSS1	26		21		Digital ground supply		
DVCC1	27		22		Digital power supply		
TEST/SBWTCK	28		23		Test mode pin - select digital I/O on JTAG pins		
. 20 1/ 02 11 1 01 1					Spy-Bi-Wire input clock		
					Reset input active low		
RST/NMI/SBWTDIO	29		24		Nonmaskable interrupt input		
					Spy-Bi-Wire data input/output		
					General-purpose digital I/O		
D L O/TDO/TDOOLITLI/					Test data output port		
PJ.0/TDO/TB0OUTH/ SMCLK/SRSCG1	30		25		Switch all PWM outputs high impedance input - Timer_B TB0		
					SMCLK output		
					Low-power debug: CPU Status register SCG1		
			26		General-purpose digital I/O		
PJ.1/TDI/TCLK/MCLK/	31				Test data input or test clock input		
SRSCG0					MCLK output		
					Low-power debug: CPU Status register SCG0		

www.ti.com

TERI	MINAL					
NAME	P	Z	P	N	DESCRIPTION	
NAIVIE	NO.	Seg.	NO.	Seg.		
					General-purpose digital I/O	
PJ.2/TMS/ACLK/SROSCOFF	32		27		Test mode select	
1 3.2/ TWO/ACETYOROGOOT	32		21		ACLK output (divided by 1, 2, 4, or 8)	
					Low-power debug: CPU Status register OSCOFF	
					General-purpose digital I/O	
PJ.3/TCK/COUT/SRCPUOFF	33		28		Test clock	
1 3.3/101/0001/31(01 0011	33		20		Comparator output	
					Low-power debug: CPU Status register CPUOFF	
					General-purpose digital I/O	
P6.7/TA0CLK/Sx	34	S31	29	S26	Timer_A TA0 clock signal TA0CLK input	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
P7.5/TA0.2/Sx	35	S30	30	S25	Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output	
					LCD segment output (segment number is package specific)	
P7.6/TA0.1/Sx					General-purpose digital I/O	
	36	S29	31	S24	Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
P10.1/TA0.0/Sx	37	S28			Timer_A TA0 CCR0 capture: CCI0B input, compare: Out0 output	
					LCD segment output (segment number is package specific)	
		S27	32	S23	General-purpose digital I/O	
P7.7/TA1.2/TB0OUTH/Sx	38				Timer_A TA1 CCR2 capture: CCl2A input, compare: Out2 output	
17.77TA1.27TB0001TI/OX	30	021			Switch all PWM outputs high impedance input - Timer_B TB0	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
P3.3/TA1.1/TB0CLK/Sx	39	S26	33	S22	Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output	
1 5.5/17(1.1/1BOOLIVOX	00	020	33	OZZ	Timer_B TB0 clock signal TB0CLK input	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					USCI_A1: Slave in, master out (SPI mode)	
P3.4/UCA1SIMO/UCA1TXD/ TB0.0/Sx	40	S25	34	S21	USCI_A1: Transmit data (UART mode)	
					Timer_B TB0 CCR0 capture: CCI0A input, compare: Out0 output	
					LCD segment output (segment number is package specific)	
					General-purpose digital I/O	
					USCI_A1: Slave out, master in (SPI mode)	
P3.5/UCA1SOMI/UCA1RXD/ TB0.1/Sx	41	S24	35	S20	USCI_A1: Receive data (UART mode)	
					Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output	
					LCD segment output (segment number is package specific)	



TER	MINAL						
NAME	P	Z	P	'n	DESCRIPTION		
NAIVIE	NO.	Seg.	NO.	Seg.			
				S19	General-purpose digital I/O		
P3.6/UCA1CLK/TB0.2/Sx	42	S23	36		USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)		
					Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P3.7/UCA1STE/TB0.3/Sx	43	S22	37	S18	USCI_A1: Slave transmit enable (SPI mode)		
1 3.7700A101E/1B0.3/0X	75	OZZ	37	010	Timer_B TB0 CCR3 capture: CCI3B input, compare: Out3 output		
					LCD segment output (segment number is package specific)		
P8.0/RTCCLK/Sx					General-purpose digital I/O		
	44	S21			RTC clock output for calibration		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P8.1/DMAE0/Sx	45	S20			DMA external trigger input		
					LCD segment output (segment number is package specific)		
P8.2/Sx	46	S19			General-purpose digital I/O		
1 0.2/0X	40	319			LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P8.3/MCLK/Sx	47	S18			MCLK output		
					LCD segment output (segment number is package specific)		
			38	S17	General-purpose digital I/O		
P2.3/UCA0STE/TB0OUTH/Sx	48				USCI_A0: Slave transmit enable (SPI mode)		
12.5/00/0012/1000011//5/	40				Switch all PWM outputs high impedance input - Timer_B TB0		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
P2.2/UCA0CLK/TB0.4/					USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)		
RTCCLK/Sx	49		39	S16	Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output		
					RTC clock output for calibration		
					LCD segment output (segment number is package specific)		
					General-purpose digital I/O		
					USCI_A0: Slave out, master in (SPI mode)		
			40	S15	USCI_A0: Receive data (UART mode)		
P2.1/UCA0SOMI/UCA0RXD/ TB0.5/DMAE0/Sx	50				BSL receive (UART BSL)		
. 20.0/211// (20,0/					Timer_B TB0 CCR5 capture: CCI5B input, compare: Out5 output		
					DMA external trigger input		
					LCD segment output (segment number is package specific)		



TER	MINAL				
NAME	P	Z	F	N	DESCRIPTION
NAME	NO.	Seg.	NO.	Seg.	
					General-purpose digital I/O
					USCI_A0: Slave in, master out (SPI mode)
					USCI_A0: Transmit data (UART mode)
P2.0/UCA0SIMO/UCA0TXD/ TB0.6/TB0CLK/Sx	51		41	S14	BSL transmit (UART BSL)
150.0/15002.100%					Timer_B TB0 CCR6 capture: CCl6B input, compare: Out6 output
					Timer_B TB0 clock signal TB0CLK input
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P7.0/TA0CLK/Sx	52	S17	42	S13	Timer_A TA0 clock signal TA0CLK input
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P7.1/TA0.0/Sx	53	S16	43	S12	Timer_A TA0 CCR0 capture: CCI0B input, compare: Out0 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P7.2/TA0.1/Sx	54	S15	44	S11	Timer_A TA0 CCR1 capture: CCl1A input, compare: Out1 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P7.3/TA0.2/Sx	55	S14	45	S10	Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P7.4/SMCLK/Sx	56	S13			SMCLK output
					LCD segment output (segment number is package specific)
DVSS2	57		46		Digital ground supply
DVCC2	58		47		Digital power supply
					General-purpose digital I/O
P8.4/A7/C7	59				Analog input A7
					Comparator input C7
					General-purpose digital I/O
P8.5/A6/C6	60				Analog input A6
					Comparator input C6
					General-purpose digital I/O
P8.6/A5/C5	61				Analog input A5
					Comparator input C5
					General-purpose digital I/O
P8.7/A4/C4	62				Analog input A4
					Comparator input C4
					General-purpose digital I/O
					ESI test signal 4
P1.3/ESITEST4/TA1.2/A3/C3	63		48		Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output
					Analog input A3
					Comparator input C3



TERI	MINAL				
NAME	P	Z	P	N	DESCRIPTION
NAME	NO.	Seg.	NO.	Seg.	
			49		General-purpose digital I/O
					Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output
P1.2/TA1.1/TA0CLK/	64				Timer_A TA0 clock signal TA0CLK input
COUT/A2/C2	٥.				Comparator output
					Analog input A2
					Comparator input C2
					General-purpose digital I/O
					Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output
					Timer_A TA1 clock signal TA1CLK input
P1.1/TA0.2/TA1CLK/	65		50		Comparator output
COUT/A1/C1/VREF+/VeREF+	00		30		Analog input A1
					Comparator input C1
					Output of positive reference voltage
					Input for an external positive reference voltage to the ADC
					General-purpose digital I/O
			51		Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output
					DMA external trigger input
P1.0/TA0.1/DMAE0/					RTC clock output for calibration
RTCCLK/A0/C0/ VREF- /VeREF-	66				Analog input A0
					Comparator input C0
					Output of negative reference voltage
					Input for an external negative reference voltage to the ADC
					General-purpose digital I/O
					ESI channel 0 sensor excitation output and signal input
P9.0/ESICH0/ESITEST0/ A8/C8	67		52		ESI test signal 0
7.6700					Analog input A8
					Comparator input C8
					General-purpose digital I/O
					ESI channel 1 sensor excitation output and signal input
P9.1/ESICH1/ESITEST1/ A9/C9	68		53		ESI test signal 1
7.6700					Analog input A9
					Comparator input C9
					General-purpose digital I/O
P9.2/ESICH2/ESITEST2/	60		54		ESI channel 2 sensor excitation output and signal input
A10/C10	69		54		ESI test signal 2
					Analog input A10; comparator input C10
					General-purpose digital I/O
Do 0/50101 to /5015555					ESI channel 3 sensor excitation output and signal input
P9.3/ESICH3/ESITEST3/ A11/C11	70		55		ESI test signal 3
					Analog input A11
					Comparator input C11



TERMINAL									
NAME PZ		F	N	DESCRIPTION					
NAME	NO.	Seg.	NO.	Seg.					
					General-purpose digital I/O				
DO 4/ECICIO/A40/C40	71		F.C.		ESI channel 0 signal input to comparator				
P9.4/ESICI0/A12/C12	7 1		56		Analog input A12				
					Comparator input C12				
					General-purpose digital I/O				
					ESI channel 1 signal input to comparator				
P9.5/ESICI1/A13/C13	72		57		Analog input A13				
					Comparator input C13				
		Seg.			General-purpose digital I/O				
					ESI channel 2 signal input to comparator				
P9.6/ESICI2/A14/C14	73		58						
P9.7/ESICI3/A15/C15	74		59		ESI channel 3 signal input to comparator Analog input A15				
ESIDVCC	75		60						
ESIDVCC	75 76		60 61						
ESICI	77		62						
ESICOM	78		63						
AVCC1	79		64						
AVSS3	80		65						
					General-purpose digital I/O				
PJ.7/HFXOUT	81		66		Output terminal of crystal oscillator XT2				
					General-purpose digital I/O				
PJ.6/HFXIN	82		67		Input terminal for crystal oscillator XT2				
AVSS1	83		68		Analog ground supply				
					General-purpose digital I/O				
PJ.4/LFXIN	84		69		Input terminal for crystal oscillator XT1				
//					General-purpose digital I/O				
PJ.5/LFXOUT	5/LFXOUT 85		70		Output terminal of crystal oscillator XT1				
AVSS2	86		71		Analog ground supply				
					General-purpose digital I/O				
		_			USCI_A1: Slave in, master out (SPI mode)				
P5.4/UCA1SIMO/UCA1TXD/Sx	87	S12			USCI_A1: Transmit data (UART mode)				
					General-purpose digital I/O ESI channel 2 signal input to comparator Analog input A14 Comparator input C14 General-purpose digital I/O ESI channel 3 signal input to comparator Analog input A15 Comparator input C15 ESI power supply ESI ground supply ESI ground supply ESI Common termination for Scan IF sensors Analog power supply Analog ground supply General-purpose digital I/O Output terminal of crystal oscillator XT2 General-purpose digital I/O Input terminal for crystal oscillator XT2 Analog ground supply General-purpose digital I/O Input terminal for crystal oscillator XT1 General-purpose digital I/O Output terminal for crystal oscillator XT1 General-purpose digital I/O Output terminal for crystal oscillator XT1 General-purpose digital I/O Output terminal of crystal oscillator XT1 Analog ground supply General-purpose digital I/O Output terminal of crystal oscillator XT1 Analog ground supply General-purpose digital I/O				
DE E/LICA1COM//LICA1DVD/									
P5.5/UCA1SOMI/UCA1RXD/ Sx	88	S11							
					· · · · · · · · · · · · · · · · · · ·				
					Segment output (segment number is package specific)				



TERMINAL					
NAME	Р	Z	P	N	DESCRIPTION
NAME	NO.	Seg.	NO.	Seg.	
					General-purpose digital I/O
P5.6/UCA1CLK/Sx	89	S10			USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P5.7/UCA1STE/TB0CLK/Sx	90	S9			USCI_A1: Slave transmit enable (SPI mode)
					Timer_B TB0 clock signal TB0CLK input
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P4.4/UCB1STE/TA1CLK/Sx	91	S8	72	S9	USCI_B1: Slave transmit enable (SPI mode)
111,0001012,17(102100)	0.	00		00	Timer_A TA1 clock signal TA1CLK input
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P4.5/UCB1CLK/TA1.0/Sx	92	S7	73	S8	USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
					Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
					USCI_B1: Slave in, master out (SPI mode)
P4.6/UCB1SIMO/UCB1SDA/ TA1.1/Sx	93	S6	74	S7	USCI_B1: I ² C data (I ² C mode)
					Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
					USCI_B1: Slave out, master in (SPI mode)
P4.7/UCB1SOMI/UCB1SCL/ TA1.2/Sx	94	S5	75	S6	USCI_B1: I ² C clock (I ² C mode)
					Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
P10.0/SMCLK/Sx	95	S4			SMCLK output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
					USCI_B1: Slave in, master out (SPI mode)
P4.0/UCB1SIMO/UCB1SDA/ MCLK/Sx	96	S3	76	S5	USCI_B1: I ² C data (I ² C mode)
					MCLK output
					LCD segment output (segment number is package specific)
					General-purpose digital I/O
					USCI_B1: Slave out, master in (SPI mode)
P4.1/UCB1SOMI/UCB1SCL/ ACLK/Sx	97	S2	77	S4	USCI_B1: I ² C clock (I ² C mode)
					ACLK output (divided by 1, 2, 4, or 8)
					LCD segment output (segment number is package specific)
DVSS3	98		78		Digital ground supply
DVCC3	99		79		Digital power supply

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986

www.ti.com

TERMINAL						
NAME	Р	Z	P	'n	DESCRIPTION	
NAME	NO.	Seg.	NO.	Seg.		
P4.2/UCA0SIMO/UCA0TXD/ UCB1CLK	100		80		General-purpose digital I/O USCI_A0: Slave in, master out (SPI mode) USCI_A0: Transmit data (UART mode)	
OODTOLK					USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)	



TERMINAL				
PM NAME RGC		DESCRIPTION		
<u>-</u>	NO.			
		General-purpose digital I/O		
P4.3/UCA0SOMI/ UCA0RXD/UCB1STE	1	USCI_A0: Slave out, master in (SPI mode), Receive data (UART mode)		
00/10/10/10/10/10/10/10/10/10/10/10/10/1		USCI_B1: Slave transmit enable (SPI mode)		
		General-purpose digital I/O		
D4 4/1/000014/1/1040075/744.0		USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)		
P1.4/UCB0CLK/ UCA0STE/TA1.0	2	USCI_A0: Slave transmit enable (SPI mode)		
		Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output		
		General-purpose digital I/O		
	_	USCI_B0: Slave transmit enable (SPI mode)		
P1.5/UCB0STE/ UCA0CLK/TA0.0	3	USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)		
		Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output		
		General-purpose digital I/O		
		USCI_B0: Slave in, master out (SPI mode), I ² C data (I ² C mode)		
P1.6/UCB0SIMO/ UCB0SDA/TA0.1	4	BSL Data (I ² C BSL)		
		Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output		
		General-purpose digital I/O		
	5	USCI_B0: Slave out, master in (SPI mode), I ² C clock (I ² C mode)		
P1.7/UCB0SOMI/ UCB0SCL/TA0.2		BSL Clock (I ² C BSL)		
		Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output		
		General-purpose digital I/O		
P2.4/TB0.3	6	Timer_B TB0 CCR3 capture: CCl3A input, compare: Out3 output		
		General-purpose digital I/O		
P2.5/TB0.4	7	Timer_B TB0 CCR4 capture: CCI4A input, compare: Out4 output		
		General-purpose digital I/O		
P2.6/TB0.5/ESIC1OUT	8	Timer_B TB0 CCR5 capture: CCI5A input, compare: Out5 output		
		ESI Comparator 1 output		
		General-purpose digital I/O		
P2.7/TB0.6/ESIC2OUT	9	Timer_B TB0 CCR6 capture: CCl6A input, compare: Out6 output		
		ESI Comparator 2 output		
		General-purpose digital I/O		
P5.0/TA1.1/MCLK	10	Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output		
		MCLK output		
		General-purpose digital I/O		
P5.1/TA1.2	11	Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output		
		General-purpose digital I/O		
DE OFFIA OFFIA OFFIA	40	Timer_A TA1 CCR0 capture: CCl0B input, compare: Out0 output		
P5.2/TA1.0/TA1CLK/ ACLK	12	Timer_A TA1 clock signal TA0CLK input		
		ACLK output (divided by 1, 2, 4, or 8)		
DE 0/1/00 10TE	4.5	General-purpose digital I/O		
P5.3/UCB1STE	13	USCI_B1: Slave transmit enable (SPI mode)		
<u> </u>		` '		

TERMINAL		
NAME	PM RGC	DESCRIPTION
	NO.	
P3.0/UCB1CLK	14	General-purpose digital I/O
1 0.0/00B10ER	17	USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
		General-purpose digital I/O
P3.1/UCB1SIMO/UCB1SDA	15	USCI_B1: Slave in, master out (SPI mode)
		USCI_B1: I ² C data (I ² C mode)
		General-purpose digital I/O
P3.2/UCB1SOMI/UCB1SCL	16	USCI_B1: Slave out, master in (SPI mode)
		USCI_B1: I ² C clock (I ² C mode)
DVSS1	17	Digital ground supply
DVCC1	18	Digital power supply
TEST/SBWTCK	19	Test mode pin - select digital I/O on JTAG pins
		Spy-Bi-Wire input clock
RST/NMI/SBWTDIO	20	Reset input active low; Nonmaskable interrupt input
		Spy-Bi-Wire data input/output
		General-purpose digital I/O
PJ.0/TDO/TB0OUTH/		Test data output port
SMCLK/SRSCG1	21	Switch all PWM outputs high impedance input - Timer_B TB0
		SMCLK output
		Low-power debug: CPU Status register SCG1
		General-purpose digital I/O
PJ.1/TDI/TCLK/MCLK/SRSCG0	22	Test data input or test clock input
13.1/101/1CLIVINGLIVSIXGCG	22	MCLK output
		Low-power debug: CPU Status register SCG0
		General-purpose digital I/O
PJ.2/TMS/ACLK/SROSCOFF	23	Test mode select
FJ.2/TWS/ACLN/SROSCOFF	23	ACLK output (divided by 1, 2, 4, or 8)
		Low-power debug: CPU Status register OSCOFF
		General-purpose digital I/O
D L 2/TCK/COLIT/CDCDLIOFF	24	Test clock
PJ.3/TCK/COUT/SRCPUOFF	24	Comparator output
		Low-power debug: CPU Status register CPUOFF
		General-purpose digital I/O
P3.3/TA1.1/TB0CLK	25	Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output
		Timer_B TB0 clock signal TB0CLK input
		General-purpose digital I/O
D2 4// ICA4CIMO// ICA4TYD/TD2 2	00	USCI_A1: Slave in, master out (SPI mode)
P3.4/UCA1SIMO/UCA1TXD/TB0.0	26	USCI_A1: Transmit data (UART mode)
		Timer_B TB0 CCR0 capture: CCI0A input, compare: Out0 output



TERMINAL		
NAME	PM RGC	DESCRIPTION
	NO.	
		General-purpose digital I/O
P3.5/UCA1SOMI/UCA1RXD/TB0.1	27	USCI_A1: Slave out, master in (SPI mode)
1 3.3/OCATSOMI/OCATINAD/TB0.1	21	USCI_A1: Receive data (UART mode)
		Timer_B TB0 CCR1 capture: CCl1A input, compare: Out1 output
		General-purpose digital I/O
P3.6/UCA1CLK/TB0.2	28	USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
		Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output
		General-purpose digital I/O
P3.7/UCA1STE/TB0.3	29	USCI_A1: Slave transmit enable (SPI mode)
		Timer_B TB0 CCR3 capture: CCl3B input, compare: Out3 output
		General-purpose digital I/O
P2.3/UCA0STE/TB0OUTH	30	USCI_A0: Slave transmit enable (SPI mode)
		Switch all PWM outputs high impedance input - Timer_B TB0
	31	General-purpose digital I/O
P2.2/UCA0CLK/TB0.4/RTCCLK		USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)
F2.2/OCAOCEN/1B0.4/N1CCEN		Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output
		RTC clock output for calibration
	00	General-purpose digital I/O
		USCI_A0: Slave out, master in (SPI mode)
P2.1/UCA0SOMI/UCA0RXD/TB0.5/		USCI_A0: Receive data (UART mode)
DMAE0	32	BSL receive (UART BSL)
		Timer_B TB0 CCR5 capture: CCI5B input, compare: Out5 output
		DMA external trigger input
		General-purpose digital I/O
		USCI_A0: Slave in, master out (SPI mode)
P2.0/UCA0SIMO/UCA0TXD/TB0.6/	00	USCI_A0: Transmit data (UART mode)
TB0CLK	33	BSL transmit (UART BSL)
		Timer_B TB0 CCR6 capture: CCI6B input, compare: Out6 output
		Timer_B TB0 clock signal TB0CLK input
DVSS2	34	Digital ground supply
DVCC2	35	Digital power supply
		General-purpose digital I/O
		ESI test signal 4
P1.3/ESITEST4/TA1.2/A3/C3	36	Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output
		Analog input A3
		Comparator input C3

TERMINAL		
NAME	PM RGC	DESCRIPTION
	NO.	
		General-purpose digital I/O
		Timer_A TA1 CCR1 capture: CCl1A input, compare: Out1 output
P1.2/TA1.1/TA0CLK/COUT/A2/C2	37	Timer_A TA0 clock signal TA0CLK input
1 1.2, 17(11), 17(002), 000 17(12)	O.	Comparator output
		Analog input A2
		Comparator input C2
		General-purpose digital I/O
		Timer_A TA0 CCR2 capture: CCl2A input, compare: Out2 output
		Timer_A TA1 clock signal TA1CLK input
P1.1/TA0.2/TA1CLK/	38	Comparator output
COUT/A1/C1/VREF+/ VeREF+	30	Analog input A1
		Comparator input C1
		Output of positive reference voltage
		Input for an external positive reference voltage to the ADC
		General-purpose digital I/O
		Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output
		DMA external trigger input
P1.0/TA0.1/DMAE0/ RTCCLK/A0/C0/	39	RTC clock output for calibration
VREF-/VeREF-	39	Analog input A0
		Comparator input C0
		Output of negative reference voltage
		Input for an external negative reference voltage to the ADC
		General-purpose digital I/O
P9.0/ESICH0/ESITEST0/ A8/C8	40	ESI channel 0 sensor excitation output and signal input
		ESI test signal 0
		Analog input A8; comparator input C8 General-purpose digital I/O
		ESI channel 1 sensor excitation output and signal input
P9.1/ESICH1/ESITEST1/ A9/C9	41	ESI test signal 1
1 3.1/Ediol11/EdiTEG11/ Adios	7.	Analog input A9
		Comparator input C9
		General-purpose digital I/O
		ESI channel 2 sensor excitation output and signal input
P9.2/ESICH2/ESITEST2/ A10/C10	42	ESI test signal 2
	42	Analog input A10
		Comparator input C10
		Comparator input C10



TERMINAL		
NAME	PM RGC	DESCRIPTION
	NO.	
		General-purpose digital I/O
		ESI channel 3 sensor excitation output and signal input
P9.3/ESICH3/ESITEST3/ A11/C11	43	ESI test signal 3
		Analog input A11
		Comparator input C11
		General-purpose digital I/O
7- 1/7-01010/1-10/010		ESI channel 0 signal input to comparator
P9.4/ESICI0/A12/C12	44	Analog input A12
		Comparator input C12
		General-purpose digital I/O
		ESI channel 1 signal input to comparator
P9.5/ESICI1/A13/C13	45	Analog input A13
		Comparator input C13
		General-purpose digital I/O
		ESI channel 2 signal input to comparator
P9.6/ESICI2/A14/C14	46	Analog input A14
		Comparator input C14
		General-purpose digital I/O
	47	ESI channel 3 signal input to comparator
P9.7/ESICI3/A15/C15		Analog input A15
ESIDVCC	48	Comparator input C15 ESI Power supply
ESIDVSS	49	ESI Ground supply
ESICI	50	ESI Scan IF input to Comparator
ESICOM	51	ESI Common termination for Scan IF sensors
AVCC1	52	Analog power supply
AVSS3	53	Analog ground supply
PJ.7/HFXOUT	54	General-purpose digital I/O
P3.7/HFX001	54	Output terminal of crystal oscillator XT2
DI G/I ITVIN	FF	General-purpose digital I/O
PJ.6/HFXIN	55	Input terminal for crystal oscillator XT2
AVSS1	56	Analog ground supply
PJ.4/LFXIN	57	General-purpose digital I/O
T J.H/LI XIIV	37	Input terminal for crystal oscillator XT1
PJ.5/LFXOUT	58	General-purpose digital I/O
1 3.3/21 7.301	50	Output terminal of crystal oscillator XT1
AVSS2	59	Analog ground supply
		General-purpose digital I/O
P4.0/UCB1SIMO/UCB1SDA/ MCLK	60	USCI_B1: Slave in, master out (SPI mode)
1 T.O/OOD TOINIO/OOD TODAY IVIOLA	60	USCI_B1: I ² C data (I ² C mode)
		MCLK output

www.ti.com

TERMINAL		
NAME	PM RGC	DESCRIPTION
	NO.	
		General-purpose digital I/O
DA 4 // ICD4 COM// ICD4 COL / A CL I/	64	USCI_B1: Slave out, master in (SPI mode)
P4.1/UCB1SOMI/UCB1SCL/ ACLK	61	USCI_B1: I ² C clock (I ² C mode)
		ACLK output (divided by 1, 2, 4, or 8)
DVSS3	62	Digital ground supply
DVCC3	63	Digital power supply
		General-purpose digital I/O
P4.2/UCA0SIMO/UCA0TXD/ UCB1CLK	0.4	USCI_A0: Slave in, master out (SPI mode)
	64	USCI_A0: Transmit data (UART mode)
		USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)



4.5 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 6.11.24.

4.6 Connection of Unused Pins

The correct termination of all unused pins is listed in Table 4-3.

Table 4-3. Connection of Unused Pins⁽¹⁾

PIN	POTENTIAL	COMMENT
AVCC	DV_CC	
AVSS	DV_SS	
Px.0 to Px.7	Open	Switched to port function, output direction (PxDIR.n = 1)
R33/LCDCAP	DV_SS or DV_CC	If not used the pin can be tied to either supplies.
ESIDVCC	DV_CC	
ESIDVSS	DV_SS	
ESICOM	Open	
ESICI	Open	
RST/NMI	DV _{CC} or V _{CC}	47-kΩ pullup or internal pullup selected with 10-nF (2.2 nF $^{(2)}$) pulldown
PJ.0/TDO PJ.1/TDI PJ.2/TMS PJ.3/TCK	Open	The JTAG pins are shared with general-purpose I/O function (PJ.x). If not being used, these should be switched to port function, output direction. When used as JTAG pins, these pins should remain open.
TEST	Open	This pin always has an internal pulldown enabled.

⁽¹⁾ Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.

⁽²⁾ The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at DVCC and AVCC pins to V _{SS}	-0.3	4.1	V
Voltage difference between DVCC and AVCC pins ⁽²⁾		±0.3	V
Voltage applied to any pin (3)	-0.3	V _{CC} + 0.3 V (4.1 Max)	V
Diode current at any device pin		±2	mA
Storage temperature, T _{stg} ⁽⁴⁾	-40	125	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- All voltages referenced to V_{SS}.
- (4) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

5.2 ESD Ratings

			VALUE	UNIT
.,	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	M
V(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JÉP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

5.3 Recommended Operating Conditions

Typical data are based on V_{CC} = 3.0 V, T_A = 25°C unless otherwise noted.

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage range applied at all DVCC, AVC	C, and ESIDVCC pins ⁽¹⁾ (2) (3)	1.8 ⁽⁴⁾		3.6	V
V_{SS}	Supply voltage applied at all DVSS, AVSS, and	ESIDVSS pins		0		V
T _A	Operating free-air temperature		-40		85	°C
TJ	Operating junction temperature	-40		85	°C	
C _{DVCC}	Capacitor value at DVCC and ESIDVCC (5)		1_20%			μF
	Processor frequency (maximum MCLK	No FRAM wait states (NWAITSx = 0)	0		8 ⁽⁷⁾	N 41 1-
†SYSTEM	Processor frequency (maximum MCLK frequency) (6)	With FRAM wait states (NWAITSx = 1) $^{(8)}$	0		16 ⁽⁹⁾	MHz
f _{ACLK}	Maximum ACLK frequency			50	kHz	
f _{SMCLK}	Maximum SMCLK frequency				16 ⁽⁹⁾	MHz

- (1) It is recommended to power the DVCC, AVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between DVCC, AVCC, and ESIDVCC must not exceed the limits specified in Absolute Maximum Ratings. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (2) See Table 5-1 for additional important information.
- (3) Modules may have a different supply voltage range specification. Refer to the specification of the respective module in this data sheet.
- 4) The minimum supply voltage is defined by the supervisor SVS levels. See Table 5-2 for the exact values.
- (5) Connect a low-ESR capacitor with at least the value specified and a maximum tolerance of 20% as close as possible to the DVCC and ESIDVCC pins.
- (6) Modules may have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.
- 7) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted.
- (8) Wait states only occur on actual FRAM accesses; that is, on FRAM cache misses. RAM and peripheral accesses are always executed without wait states.
- (9) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted. If a clock sources with a larger typical value is used, the clock must be divided in the clock system.

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)(1) (2)

						FREC	UENCY (f _{MCLK} = f ₅	SMCLK)				
PARAMETER	EXECUTION MEMORY	V _{CC}	1 MHz 0 wait states (NWAITSx = 0)		4 MHz 0 wait states (NWAITSx = 0)		8 MHz 0 wait states (NWAITSx = 0)		12 MHz 1 wait states (NWAITSx = 1)		16 MHz 1 wait states (NWAITSx = 1)		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{AM, FRAM_UNI} (Unified memory) ⁽³⁾	FRAM	3.0 V	210		640		1220		1475		1845		μΑ
I _{AM, FRAM} (0%) ⁽⁴⁾ (5)	FRAM 0% cache hit ratio	3.0 V	375		1290		2525		2100		2675		μΑ
I _{AM, FRAM} (50%) ⁽⁴⁾ (5)	FRAM 50% cache hit ratio	3.0 V	240		745		1440		1575		1990		μΑ
I _{AM, FRAM} (66%) ⁽⁴⁾ (5)	FRAM 66% cache hit ratio	3.0 V	200		560		1070		1300		1620		μΑ
I _{AM, FRAM} (75%) ^{(4) (5)}	FRAM 75% cache hit ratio	3.0 V	170	255	480		890	1085	1155	1310	1420	1620	μA
I _{AM, FRAM} (100% ⁽⁴⁾ (5)	FRAM 100% cache hit ratio	3.0 V	110		235		420		640		730		μΑ
I _{AM, RAM} (6) (5)	RAM	3.0 V	130		320		585		890		1070		μA
I _{AM, RAM only} ⁽⁷⁾ ⁽⁵⁾	RAM	3.0 V	100	180	290		555		860		1040	1300	μΑ

All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.

- Program and data reside entirely in RAM. All execution is from RAM.
- Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

Characterized with program executing typical data processing. $f_{ACLK} = 32768 \text{ Hz}$, $f_{MCLK} = f_{SMCLK} = f_{DCO}$ at specified frequency, except for 12 MHz. For 12 MHz, $f_{DCO} = 24 \text{ MHz}$ and


 $f_{MCLK} = f_{SMCLK} = f_{DCO}/2$. At MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio.

The following equation can be used to compute $f_{MCLK,eff}$: $f_{MCLK,eff} = f_{MCLK} / \text{ [wait states} \times (1 - \text{cache hit ratio}) + 1]$ For example, with 1 wait state and 75% cache hit ratio $f_{MCKL,eff} = f_{MCLK} / [1 \times (1 - 0.75) + 1] = f_{MCLK} / 1.25$.
Represents typical program execution. Program and data reside entirely in FRAM. All execution is from FRAM.

⁽⁴⁾ Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

See Figure 5-1 for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best linear fit using the typical data shown in Section 5.4.

5.5 Typical Characteristics, Active Mode Supply Currents



I(AM, cache hit ratio): Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

I(AM, RAMonly): Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

Figure 5-1. Typical Active Mode Supply Currents, No Wait States

Low-Power Mode (LPM0, LPM1) Supply Currents Into V_{CC} Excluding External Current 5.6

over recommended operating free-air temperature (unless otherwise noted)(1) (2)

			•	`			,					
		FREQUENCY (f _{SMCLK})										
PARAMETER	V _{CC}	1 MHz		4 MHz		8 MHz		12 MHz		16 MHz		UNIT
		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	2.2 V	75		105		165		250		230		
I _{LPM0}	3.0 V	85	120	115		175		260		240	275	μΑ
I _{LPM1}	2.2 V	40		65		130		215		195		
	3.0 V	40	65	65		130		215		195	220	μΑ

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Current for watchdog timer clocked by SMCLK included.

f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} at specified frequency, except for 12 MHz: here f_{DCO} = 24 MHz and f_{SMCLK} = f_{DCO}/2.



5.7 Low-Power Mode LPM2, LPM3, LPM4 Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

	PARAMETER	V	-40	°C	25°	С	60°	C	85°	С	UNIT
	PARAMETER	V _{cc}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
	Low-power mode 2, 12-pF	2.2 V	0.6		1.2		3.1		8.8		μA
I _{LPM2,XT12}	crystal (2) (3) (4)	3.0 V	0.6		1.2	2.2	3.1		8.8	20.8	μΑ
	Low-power mode 2, 3.7-pF	2.2 V	0.5		1.1		3.0		8.7		
I _{LPM2,XT3.7}	crystal ^{(2) (5) (4)}	3.0 V	0.5		1.1		3.0		8.7		μA
I _{LPM2,VLO} Low-power mode 2, VLO, includes SVS ⁽⁶⁾	Low-power mode 2, VLO,	2.2 V	0.3		0.9		2.8		8.5		
	3.0 V	0.3		0.9	2.0	2.8		8.5	20.5	μΑ	
	Low-power mode 3, 12-pF	2.2 V	0.5		0.7		1.2		2.5		
I _{LPM3,XT12}	crystal, excludes SVS ^{(2) (3) (7)}	3.0 V	0.5		0.7	1.0	1.2		2.5	6.4	μA
	Low-power mode 3, 3.7-pF	2.2 V	0.4		0.6		1.1		2.4		
I _{LPM3,XT3.7}	crystal, excludes SVS ^{(2) (5) (8)} (refer also to Figure 5-2)	3.0 V	0.4		0.6		1.1		2.4		μA
	Low-power mode 3, VLO, excludes SVS ⁽⁹⁾	2.2 V	0.3		0.4		0.9		2.2		
I _{LPM3,VLO}	VLO, excludes SVS (9)	3.0 V	0.3		0.4	0.8	0.9		2.2	6.1	μΑ
I _{LPM3,VLO} ,	Low-power mode 3,	2.2 V	0.3		0.4		0.8		2.1		
RAMoff	VLO, excludes SVS, RAM powered-down completely (10)	3.0 V	0.3		0.4	0.7	0.8		2.1	5.2	μA

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Not applicable for devices with HF crystal oscillator only.
- Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.
- (4) Low-power mode 2, crystal oscillator test conditions:
 - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included.
 - CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),
- f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 MHz

 (5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- (6) Low-power mode 2, VLO test conditions:
 - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS included. CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),
 - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
- (7) Low-power mode 3, 12-pF crystal excluding SVS test conditions:
 - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE =
 - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
 - $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
 - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.
- Low-power mode 3, 3.7-pF crystal excluding SVS test conditions:
 - Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE =
 - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
 - $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
 - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.
- Low-power mode 3, VLO excluding SVS test conditions:
 - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout included. SVS disabled (SVSHE = 0).
 - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
 - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
 - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.
- (10) Low-power mode 3, VLO excluding SVS test conditions:
 - Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). RAM disabled (RCCTL0 = 5A55h). Current for brownout included. SVS disabled (SVSHE = 0).
 - CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
 - $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$
 - Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.



Low-Power Mode LPM2, LPM3, LPM4 Supply Currents (Into V_{cc}) Excluding External Current (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

		.,	-40	°C	25°	С	60°	С	85°	C	UNIT
	PARAMETER	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
	Low-power mode 4, includes	2.2 V	0.4		0.5		0.9		2.3		μA
I _{LPM4,SVS}	SVS ⁽¹¹⁾	3.0 V	0.4		0.5	0.8	0.9		2.3	6.2	μΑ
	Low-power mode 4, excludes	2.2 V	0.2		0.3		0.7		2.0		μA
I _{LPM4}	SVS ⁽¹²⁾	3.0 V	0.2		0.3	0.6	0.7		2.0	6.0	μΑ
	Low-power mode 4, excludes	2.2 V	0.2		0.3		0.7		1.9		
I _{LPM4,RAMoff}	SVS, RAM powered-down completely (13)	3.0 V	0.2		0.3	0.6	0.7		1.9	5.1	μΑ
I _{IDLE,GroupA}	Additional idle current if one or more modules from Group A (refer to Table 6-2) are activated in LPM3 or LPM4	3.0V			0.02				0.3	1.2	μA
I _{IDLE,GroupB}	Additional idle current if one or more modules from Group B (refer to Table 6-2) are activated in LPM3 or LPM4	3.0V			0.02				0.3	1.2	μΑ
I _{IDLE,GroupC}	Additional idle current if one or more modules from Group C (refer to Table 6-2) are activated in LPM3 or LPM4	3.0V			0.02				0.38	1.5	μA
I _{IDLE,GroupD}	Additional idle current if one or more modules from Group D (refer to Table 6-2) are activated in LPM3 or LPM4	3.0V			0.015				0.25	1.0	μΑ

(11) Low-power mode 4 including SVS test conditions:

Current for brownout and SVS included (SVSHE = 1).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(12) Low-power mode 4 excluding SVS test conditions:

Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(13) Low-power mode 4 excluding SVS test conditions:

Current for brownout included. SVS disabled (SVSHE = 0). RAM disabled (RCCTL0 = 5A55h).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.



5.8 Low-Power Mode With LCD Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			Temperature (T _A)								
PARAMETER		V _{cc}	-40°0	-40°C		25°C		;	85°C		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{LPM3,XT12} LCD, ext. bias	Low-power mode 3 (LPM3) current,12-pF crystal, LCD 4-mux mode, external biasing, excludes SVS ⁽¹⁾ (2)	3.0 V	0.7		0.9		1.5		3.1		μΑ
I _{LPM3,XT12} LCD, int. bias	Low-power mode 3 (LPM3) current, 12-pF crystal, LCD 4-mux mode, internal biasing, charge pump disabled, excludes SVS ⁽¹⁾ (3)	3.0 V	2.0		2.2	2.9	2.8		4.4	9.3	μА
	Low-power mode 3 (LPM3)	2.2 V	5.0		5.2		5.8		7.4		
I _{LPM3,XT12} LCD,CP	current,12-pF crystal, LCD 4- mux mode, internal biasing, charge pump enabled, 1/3 bias, excludes SVS ⁽¹⁾ (4)	3.0 V	4.5		4.7		5.3		6.9		μΑ

⁽¹⁾ Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current - idle current of Group containing LCD module already included. Refer to the idle currents specified for the respective peripheral groups.

- (2) LCDMx = 11 (4-mux mode), LCDREXT = 1, LCDEXTBIAS = 1 (external biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f_{LCD} = 32768 Hz / 32 / 4 = 256 Hz)
 Current through external resistors not included (voltage levels are supplied by test equipment).
 Even segments S0, S2,... = 0, odd segments S1, S3,... = 1. No LCD panel load.
- (3) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f_{LCD} = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2,...=0, odd segments S1, S3,...=1. No LCD panel load.
- (4) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 1 (charge pump enabled), VLCDx = 1000 (V_{LCD}= 3 V typ.), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 (f_{LCD} = 32768 Hz / 32 / 4 = 256 Hz) Even segments S0, S2,...=0, odd segments S1, S3,...=1. No LCD panel load. C_{LCDCAP} = 10 μF



5.9 Low-Power Mode LPMx.5 Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER		-40	−40°C		С	60°C		85°C		UNIT
PARAMETER		V _{cc}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
	Low-power mode 3.5, 12-pF	2.2 V	0.4		0.45		0.55		0.75		
I _{LPM3.5,XT12}	crystal including SVS (2) (3) (4)	3.0 V	0.4		0.45	0.7	0.55		0.75	1.6	μA
	Low-power mode 3.5, 3.7-pF crystal excluding SVS ⁽²⁾ (5) (6)	2.2 V	0.3		0.35		0.4		0.65		μA
ILPM3.5,XT3.7		3.0 V	0.3		0.35		0.4		0.65		μΑ
	Low-power mode 4.5, including	2.2 V	0.2		0.2		0.25		0.35		
LPM4.5,SVS	SVS ⁽⁷⁾	3.0 V	0.2		0.2	0.4	0.25		0.35	0.7	μA
I _{LPM4.5}	Low-power mode 4.5, excluding SVS ⁽⁸⁾	2.2 V	0.02		0.02		0.03		0.14		
		3.0 V	0.02		0.02		0.03		0.13	0.5	μΑ

- All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
- Not applicable for devices with HF crystal oscillator only.
- Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.
- Low-power mode 3.5, 1-pF crystal including SVS test conditions:

Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

- Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- Low-power mode 3.5, 3.7-pF crystal excluding SVS test conditions:

Current for RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled. PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

 $f_{XT1}=32768$ Hz, $f_{ACLK}=f_{XT1}$, $f_{MCLK}=f_{SMCLK}=0$ MHz Low-power mode 4.5 including SVS test conditions:

Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.

PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$

Low-power mode 4.5 excluding SVS test conditions:


Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.

PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

 $f_{XT1} = 0 \text{ Hz}, f_{ACLK} = 0 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$



5.10 Typical Characteristics, Low-Power Mode Supply Currents



INSTRUMENTS

www.ti.com

5.11 Typical Characteristics, Current Consumption per Module⁽¹⁾

SLAS789B - JUNE 2014-REVISED MARCH 2015

MODULE	TEST CONDITIONS	REFERENCE CLOCK	MIN TYP	MAX	UNIT
Timer_A		Module input clock	3	}	μΑ/MHz
Timer_B		Module input clock	5	i	μΑ/MHz
eUSCI_A	UART mode	Module input clock	5.5	;	μΑ/MHz
eUSCI_A	SPI mode	Module input clock	3.5	;	μΑ/MHz
eUSCI_B	SPI mode	Module input clock	3.5	;	μΑ/MHz
eUSCI_B	I ² C mode, 100 kbaud	Module input clock	3.5	i	μΑ/MHz
RTC_C		32 kHz	100)	nA
MPY	Only from start to end of operation	MCLK	25	i	μΑ/MHz
AES	Only from start to end of operation	MCLK	21		μΑ/MHz
CRC16	Only from start to end of operation	MCLK	2.5	i	μΑ/MHz
CRC32	Only from start to end of operation	MCLK	2.5	j	μΑ/MHz

⁽¹⁾ LCD_C: Refer to Section 5.8. For other module currents not listed here, refer to the module-specific parameter sections.

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986





5.12 Thermal Packaging Characteristics (1)

	PARAMETER	PACKAGE	VALUE ⁽¹⁾	UNIT
θ_{JA}	Junction-to-ambient thermal resistance, still air ⁽²⁾		49.8	°C/W
$\theta_{\text{JC(TOP)}}$	Junction-to-case (top) thermal resistance (3)		9.7	°C/W
θ_{JB}	Junction-to-board thermal resistance (4)	OFD 400 (DZ)	26.0	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	QFP-100 (PZ)	0.2	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		25.7	°C/W
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case (bottom) thermal resistance (5)		N/A	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air (2)	QFP-100 (PZ) QFP-80 (PM) QFP-64 (PN)	49.5	°C/W
$\theta_{\text{JC(TOP)}}$	Junction-to-case (top) thermal resistance (3)		14.7	°C/W
θ_{JB}	Junction-to-board thermal resistance (4)	OFD 80 (DM)	24.1	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	QFP-60 (PIVI)	0.7	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		23.8	°C/W
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case (bottom) thermal resistance (5)		N/A	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air (2)		55.3	°C/W
$\theta_{\text{JC(TOP)}}$	Junction-to-case (top) thermal resistance (3)		16.8	°C/W
θ_{JB}	Junction-to-board thermal resistance (4)	OFD 64 (DNI)	26.8	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	QFP-04 (PN)	0.8	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		26.5	°C/W
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case (bottom) thermal resistance (5)		N/A	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air (2)		29.2	°C/W
$\theta_{\text{JC(TOP)}}$	Junction-to-case (top) thermal resistance (3)		13.9	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	QFN-64 (RGC)	8.1	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	QFN-04 (RGC)	0.2	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		8.0	°C/W
$\theta_{\text{JC(BOTTOM)}}$	Junction-to-case (bottom) thermal resistance (5)		1.0	°C/W

⁽¹⁾ N/A = not applicable

⁽²⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

⁽³⁾ The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽⁴⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

⁽⁵⁾ The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

5.13 Timing and Switching Characteristics

5.13.1 Power Supply Sequencing

It is recommended to power the AVCC, DVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC, DVCC, and ESIDVCC must not exceed the limits specified in *Absolute Maximum Ratings*. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

At power up, the device does not start executing code before the supply voltage reached V_{SVSH+} if the supply rises monotonically to this level.

Table 5-1. Brownout and Device Reset Power Ramp Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{VCC_BOR} -	Brownout power-down level (1)(2)	$ dDV_{CC}/d_t < 3 V/s^{(3)}$	0.7	1.66	
		$ dDV_{CC}/d_t > 300 V/s^{(3)}$	0		V
V _{VCC BOR+}	Brownout power-up level (2)	$ dDV_{CC}/d_t < 3 V/s^{(4)}$	0.79	1.68	V

- (1) In case of a supply voltage brownout scenario, the device supply voltages need to ramp down to the specified brownout power-down level V_{VCC_BOR}. before the voltage is ramped up again to ensure a reliable device start-up and performance according to the data sheet including the correct operation of the on-chip SVS module.
- (2) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR resets, the supply voltage must change by less than 0.05 V per microsecond (±0.05 V/μs). Following the data sheet recommendation for capacitor C_{DVCC} should limit the slopes accordingly.
- (3) The brownout levels are measured with a slowly changing supply. With faster slopes the MIN level required to reset the device properly can decrease to 0 V. Use the graph in Figure 5-6 to estimate the V_{VCC_BOR}- level based on the down slope of the supply voltage. After removing VCC the down slope can be estimated based on the current consumption and the capacitance on DVCC: dV/dt = I/C with dV/dt: slope, I: current, C: capacitance.
- (4) The brownout levels are measured with a slowly changing supply.




Figure 5-6. Brownout Power-Down Level vs Supply Voltage Down Slope

Table 5-2, SVS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SVSH,LPM}	SVS _H current consumption, low power modes			170	300	nA
V _{SVSH-}	SVS _H power-down level		1.75	1.80	1.85	V
V _{SVSH+}	SVS _H power-up level		1.77	1.88	1.99	V
V _{SVSH_hys}	SVS _H hysteresis		40		120	mV
t _{PD,SVSH} , AM	SVS _H propagation delay, active mode	$dV_{Vcc}/dt = -10 \text{ mV/}\mu\text{s}$			10	μs



5.13.2 Reset Timing

Table 5-3. Reset Input

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN MAX	UNIT
t _(RST)	External reset pulse duration on RST ⁽¹⁾	2.2 V, 3.0 V	2	μs

⁽¹⁾ Not applicable if RST/NMI pin configured as NMI.

5.13.3 Clock Specifications

Table 5-4. Low-Frequency Crystal Oscillator, LFXT⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{0\}, \\ &T_A = 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 3.7 \text{ pF}, \text{ ESR} \approx 44 \text{ k}\Omega \end{aligned} $	3.0 V		180		
	Current consumption	$ \begin{aligned} f_{OSC} &= 32768 \text{ Hz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{1\}, \\ \text{T}_{A} &= 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 6 \text{ pF}, \text{ESR} \approx 40 \text{ k}\Omega \end{aligned} $	185		nA		
IVCC.LFXT	Current consumption	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{2\}, \\ &T_A = 25^{\circ}\text{C}, \ C_{L,eff} = 9 \text{ pF}, \ \text{ESR} \approx 40 \text{ k}\Omega \end{aligned} $	3.0 V		225		IIA
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ &T_A = 25^{\circ}\text{C}, \text{ $C_{L,eff}$} = 12.5 \text{ pF}, \text{ ESR} \approx 40 \text{ k}\Omega \end{aligned} $	3.0 V		330		
f _{LFXT}	LFXT oscillator crystal frequency	LFXTBYPASS = 0			32768		Hz
DC _{LFXT}	LFXT oscillator duty cycle	Measured at ACLK, f _{LFXT} = 32768 Hz		30%		70%	
f _{LFXT,SW}	LFXT oscillator logic-level square-wave input frequency	LFXTBYPASS = 1 ⁽²⁾ (3)		10.5	32.768	50	kHz
DC _{LFXT, SW}	LFXT oscillator logic-level square-wave input duty cycle	LFXTBYPASS = 1		30%		70%	
04	Oscillation allowance for		210		210		kΩ
OA _{LFXT}	LF crystals ⁽⁴⁾				300		K22

- (1) To improve EMI on the LFXT oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins LFXIN and LFXOUT.
 - Avoid running PCB traces underneath or adjacent to the LFXIN and LFXOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator LFXIN and LFXOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC_{LEXT. SW}.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - For LFXTDRIVE = {0}, $C_{L,eff}$ = 3.7 pF. For LFXTDRIVE = {1}, $C_{L,eff}$ = 6 pF

 - For LFXTDRIVE = {2}, 6 pF \leq C_{L,eff} \leq 9 pF
 - For LFXTDRIVE = $\{3\}$, 9 pF \leq C_{L.eff} \leq 12.5 pF



Low-Frequency Crystal Oscillator, LFXT⁽¹⁾ (continued)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
C _{LFXIN}	Integrated load capacitance at LFXIN terminal (5) (6)				2		pF
C _{LFXOUT}	Integrated load capacitance at LFXOUT terminal (5) (6)				2		pF
	Start-up time ⁽⁷⁾	$ \begin{cases} f_{OSC} = 32768 \text{ Hz}, \\ \text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{0\}, \\ T_A = 25^{\circ}\text{C}, C_{L,eff} = 3.7 \text{ pF} \end{cases} $	$SS = 0$, LFXTDRIVE = $\{0\}$, 3.0 V		800		
^t START,LFXT	Start-up time V	$ \begin{cases} f_{OSC} = 32768 \text{ Hz}, \\ \text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ T_A = 25^{\circ}\text{C}, \text{C}_{L,eff} = 12.5 \text{ pF} \end{cases} $	3.0 V		1000		ms
f _{Fault,LFXT}	Oscillator fault frequency (8) (9)			0		3500	Hz

⁽⁵⁾ This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, $C_{L,eff}$ can be computed as $C_{IN} \times C_{OUT} / (C_{IN} + C_{OUT})$, where C_{IN} and C_{OUT} are the total capacitance at the LFXIN and LFXOUT terminals, respectively.

Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. It is recommended to verify that the recommended effective load capacitance of the selected crystal is met.

Includes start-up counter of 1024 clock cycles.

Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition will set the flag.

Measured with logic-level input frequency but also applies to operation with crystals.



Table 5-5. High-Frequency Crystal Oscillator, HFXT⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
		f _{OSC} = 4 MHz, HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1 ⁽²⁾ T _A = 25°C, C _{L,eff} = 18 pF, Typical ESR, C _{shunt}			75			
I _{DVCC.HFXT}	HFXT oscillator crystal current HF mode at	f _{OSC} = 8 MHz, HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 1, T _A = 25°C, C _{L,eff} = 18 pF, Typical ESR, C _{shunt}	3.0 V		120		μA	
	typical ESR				190			
		$ \begin{aligned} &f_{OSC} = 24 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 3, \text{HFFREQ} = 3, \\ &T_{A} = 25^{\circ}\text{C, } C_{L,\text{eff}} = 18 \text{ pF, Typical ESR, } C_{\text{shunt}} \end{aligned} $			250			
		HFXTBYPASS = 0, HFFREQ = 1 (2)(3)		4		8		
f _{HFXT}	HFXT oscillator crystal frequency, crystal mode	HFXTBYPASS = 0, HFFREQ = 2 ⁽³⁾		8.01		16	MHz	
	riequeriey, oryotar mode	HFXTBYPASS = 0, HFFREQ = 3 ⁽³⁾		16.01	24			
DC _{HFXT}	HFXT oscillator duty cycle	Measured at SMCLK, f _{HFXT} = 16 MHz		40%	50%	60%		
	HFXT oscillator logic- level square-wave input frequency, bypass mode	HFXTBYPASS = 1, HFFREQ = 0 ⁽⁴⁾⁽³⁾		0.9		4		
ı		HFXTBYPASS = 1, HFFREQ = 1 (4)(3)		4.01		8	N 41 1-	
f _{HFXT,SW}		HFXTBYPASS = 1, HFFREQ = 2 ⁽⁴⁾⁽³⁾		8.01		16	MHz	
		HFXTBYPASS = 1, HFFREQ = 3 ⁽⁴⁾⁽³⁾		16.01		24		
DC _{HFXT, SW}	HFXT oscillator logic- level square-wave input duty cycle	HFXTBYPASS = 1		40%		60%		
	Chart up time (5)	$f_{OSC} = 4$ MHz, HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1, $T_A = 25^{\circ}\text{C}$, $C_{L,eff} = 16$ pF	3.0 V		1.6			
tstart,hfxt	Start-up time ⁽⁵⁾	$ \begin{aligned} &f_{OSC} = 24 \text{ MHz }, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 3, \text{HFFREQ} = 3, \\ &T_A = 25^{\circ}\text{C}, \ C_{L,eff} = 16 \ \text{pF} \end{aligned} $	3.0 V		0.6		ms	
C _{HFXIN}	Integrated load capacitance at HFXIN terminal ⁽⁶⁾ (7)				2		pF	
C _{HFXOUT}	Integrated load capacitance at HFXOUT terminal ⁽⁶⁾ (7)				2		pF	

- (1) To improve EMI on the HFXT oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins HFXIN and HFXOUT.
 - Avoid running PCB traces underneath or adjacent to the HFXIN and HFXOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator HFXIN and HFXOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) HFFREQ = {0} is not supported for HFXT crystal mode of operation.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC_{HFXT, SW}.
- (5) Includes start-up counter of 1024 clock cycles.
- (6) This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C_{L,eff} can be computed as C_{IN} x C_{OUT} / (C_{IN} + C_{OUT}), where C_{IN} and C_{OUT} is the total capacitance at the HFXIN and HFXOUT terminals, respectively.
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. It is recommended to verify that the recommended effective load capacitance of the selected crystal is met.



High-Frequency Crystal Oscillator, HFXT⁽¹⁾ (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Fault,HFXT} Oscillator fault frequency (8) (9)			0		800	kHz

⁸⁾ Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX might set the flag. A static condition or stuck at fault condition will set the flag.

Table 5-6. DCO

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
f _{DCO1}	DCO frequency range 1 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 0, DCORSEL = 1, DCOFSEL = 0		1	±3.5%	MHz
f _{DCO2.7}	DCO frequency range 2.7 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 1		2.667	±3.5%	MHz
f _{DCO3.5}	DCO frequency range 3.5 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 2		3.5	±3.5%	MHz
f _{DCO4}	DCO frequency range 4 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 3		4	±3.5%	MHz
f _{DCO5.3}	DCO frequency range 5.3 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 4, DCORSEL = 1, DCOFSEL = 1		5.333	±3.5%	MHz
f _{DCO7}	DCO frequency range 7 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 5, DCORSEL = 1, DCOFSEL = 2		7	±3.5%	MHz
f _{DCO8}	DCO frequency range 8 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 6, DCORSEL = 1, DCOFSEL = 3		8	±3.5%	MHz
f _{DCO16}	DCO frequency range 16 MHz, trimmed	Measured at SMCLK, divide by 1, DCORSEL = 1, DCOFSEL = 4		16	±3.5% ⁽¹⁾	MHz
f _{DCO21}	DCO frequency range 21 MHz, trimmed	Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 5		21	±3.5% ⁽¹⁾	MHz
f _{DCO24}	DCO frequency range 24 MHz, trimmed	Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 6		24	±3.5% ⁽¹⁾	MHz
f _{DCO,DC}	Duty cycle	Measured at SMCLK, divide by 1, No external divide, all DCORSEL/DCOFSEL settings except DCORSEL = 1, DCOFSEL = 5 and DCORSEL = 1, DCOFSEL = 6		48% 50%	52%	
t _{DCO} , JITTER	DCO jitter	Based on f_{signal} = 10 kHz and DCO used for 12 bit SAR ADC sampling source. This achieves >74 dB SNR due to jitter (that is, it is limited by ADC performance)		2	3	ns
df _{DCO} /dT	DCO temperature drift ⁽²⁾		3.0 V	0.01		%/°C

⁽¹⁾ After a wakeup from LPM1, LPM2, LPM3 or LPM4 the DCO frequency f_{DCO} might exceed the specified frequency range for a few clock cycles by up to 5% before settling into the specified steady state frequency range.

⁽⁹⁾ Measured with logic-level input frequency but also applies to operation with crystals.

⁽²⁾ Calculated using the box method: (MAX(-40°C to 85°C) – MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C – (-40°C))



Table 5-7. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I_{VLO}	Current consumption				100		nΑ
f_{VLO}	VLO frequency	Measured at ACLK		6	9.4	14	kHz
df _{VLO} /d _T	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾			0.2		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾			0.7		%/V
$f_{VLO,DC}$	Duty cycle	Measured at ACLK		40%	50%	60%	

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

Table 5-8. Module Oscillator (MODOSC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{MODOSC}	Current consumption	Enabled		25		μΑ
f _{MODOSC}	MODOSC frequency		4.0	4.8	5.4	MHz
f _{MODOSC} /dT	MODOSC frequency temperature drift ⁽¹⁾			0.08		%/°C
f _{MODOSC} /dV _{CC}	MODOSC frequency supply voltage drift ⁽²⁾			1.4		%/V
DC _{MODOSC}	Duty cycle	Measured at SMCLK, divide by 1	40%	50%	60%	

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

⁽²⁾ Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

⁽²⁾ Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

5.13.4 Wake-Up Characteristics

Table 5-9. Wake-Up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
twake-up fram	(Additional) wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from an LPM if immediate activation is selected for wake up				6	10	μs
t _{WAKE-UP LPM0}	Wake-up time from LPM0 to active mode ⁽¹⁾		2.2 V, 3.0 V			400 ns + 1.5/f _{DCO}	
t _{WAKE-UP LPM1}	Wake-up time from LPM1 to active mode ⁽¹⁾		2.2 V, 3.0 V		6		μs
t _{WAKE-UP LPM2}	Wake-up time from LPM2 to active mode ⁽¹⁾		2.2 V, 3.0 V		6		μs
t _{WAKE-UP LPM3}	Wake-up time from LPM3 to active mode ⁽¹⁾		2.2 V, 3.0 V		7	10	μs
t _{WAKE-UP LPM4}	Wake-up time from LPM4 to active mode ⁽¹⁾		2.2 V, 3.0 V		7	10	μs
t _{WAKE-UP LPM3.5}	Wake-up time from LPM3.5 to active mode ⁽²⁾		2.2 V, 3.0 V		250	375	μs
	Wake-up time from LPM4.5 to active mode (2)	SVSHE = 1	2.2 V, 3.0 V		250	375	μs
twake-up LPM4.5	wake-up time from LPM4.5 to active mode.	SVSHE = 0	2.2 V, 3.0 V		1	1.5	ms
t _{WAKE-UP-RST}	Wake-up time from a $\overline{\text{RST}}$ pin triggered reset to active $\text{mode}^{(2)}$		2.2 V, 3.0 V		250	375	μs
t _{WAKE-UP-BOR}	Wake-up time from power-up to active mode (2)		2.2 V, 3.0 V		1	1.5	ms

⁽¹⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge. MCLK is sourced by the DCO and the MCLK divider is set to divide-by-1 (DIVMx = 000b, f_{MCLK} = f_{DCO}). This time includes the activation of the FRAM during wake up.

Table 5-10. Typical Wake-Up Charge⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Q _{WAKE-UP} FRAM	Charge used for activating the FRAM in AM or during wake-up from LPM0 if previously disabled by the FRAM controller.		15.1	nAs
Q _{WAKE-UP} LPM0	Charge used for wake-up from LPM0 to active mode (with FRAM active)		4.4	nAs
Q _{WAKE-UP} LPM1	Charge used for wake-up from LPM1 to active mode (with FRAM active)		15.1	nAs
Q _{WAKE-UP LPM2}	Charge used for wake-up from LPM2 to active mode (with FRAM active)		15.3	nAs
Q _{WAKE-UP} LPM3	Charge used for wake-up from LPM3 to active mode (with FRAM active)		16.5	nAs
Q _{WAKE-UP LPM4}	Charge used for wake-up from LPM4 to active mode (with FRAM active)		16.5	nAs
Q _{WAKE-UP} LPM3.5	Charge used for wake-up from LPM3.5 to active mode (2)		76	nAs
0	Charge used for wake-up from LPM4.5 to active mode (2)	SVSHE = 1	77	200
Q _{WAKE-UP} LPM4.5	Charge used for wake-up from LPM4.5 to active mode (-)	SVSHE = 0	77.5	nAs
Q _{WAKE-UP-RESET}	Charge used for reset from \overline{RST} or BOR event to active mode (2)		75	nAs


⁽¹⁾ Charge used during the wake-up time from a given low-power mode to active mode. This does **not** include the energy required in active mode (for example, for an interrupt service routine).

⁽²⁾ The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

⁽²⁾ Charge required until start of user code. This does not include the energy required to reconfigure the device.




5.13.4.1 Typical Characteristics, Average LPM Currents vs Wake-Up Frequency



NOTE: The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 5-7. Average LPM Currents vs Wake-Up Frequency at 25°C



NOTE: The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 5-8. Average LPM Currents vs Wake-Up Frequency at 85°C



5.13.5 Peripherals

5.13.5.1 Digital I/Os

Table 5-11. Digital Inputs

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive-going input threshold voltage		2.2 V	1.2		1.65	>
V _{IT+}	Positive-going input tilleshold voltage		3.0 V	1.65		2.25	V
V	Negative going input threshold voltage		2.2 V	0.55		1.00	V
V _{IT} _	Negative-going input threshold voltage		3.0 V	0.75		1.35	V
V	Input voltage bystoregic (V V V		2.2 V	0.44		0.98	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3.0 V	0.60		1.30	V
R _{Pull}	Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
$C_{I,dig}$	Input capacitance, digital only port pins	$V_{IN} = V_{SS}$ or V_{CC}			3		pF
C _{I,ana}	Input capacitance, port pins with shared analog functions $^{(1)}$	$V_{IN} = V_{SS}$ or V_{CC}			5		pF
I _{lkg(Px.y)}	High-impedance input leakage current	Refer to notes ⁽²⁾ and ⁽³⁾	2.2 V, 3.0 V	-20		+20	nA
t _(int)	External interrupt timing (external trigger pulse duration to set interrupt flag) ⁽⁴⁾	Ports with interrupt capability (see block diagram and terminal function descriptions).	2.2 V, 3.0 V	20			ns
t _(RST)	External reset pulse duration on RST ⁽⁵⁾		2.2 V, 3.0 V	2			μs

⁽¹⁾ If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in series. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/LFXOUT.

The input leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

An external signal sets the interrupt flag every time the minimum interrupt pulse duration $t_{(int)}$ is met. It may be set by trigger signals shorter than $t_{(int)}$. Not applicable if RST/NMI pin configured as NMI.



Table 5-12. Digital Outputs

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(1)}$	2.2 V	V _{CC} – 0.25		V_{CC}	
V	High-level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(2)}$	2.2 V	V _{CC} – 0.60		V_{CC}	V
V _{OH}	riigi i lovoi output voitago	$I_{(OHmax)} = -2 \text{ mA}^{(1)}$	3.0 V	V _{CC} – 0.25		V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	3.0 V	V _{CC} – 0.60		V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(1)}$	2.2 V	V _{SS}		V _{SS} + 0.25	
V	Low-level output voltage	$I_{(OLmax)} = 3 \text{ mA}^{(2)}$	Z.Z V	V _{SS}		V _{SS} + 0.60	V
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(1)}$	3.0 V	V _{SS}		V _{SS} + 0.25	V
		$I_{(OLmax)} = 6 \text{ mA}^{(2)}$	3.0 V	V_{SS}		V _{SS} + 0.60	
f_	Port output frequency (with load) (3)	$C_L = 20 \text{ pF}, R_L^{(4)(5)}$	2.2 V	16			MHz
f _{Px.y}	For output frequency (with load)	G[= 20 pr, κ[* * * *	3.0 V	16			IVII IZ
	(3)	ACLK, MCLK, or SMCLK at	2.2 V	16			
f _{Port_CLK}	Clock output frequency (3)	configured output port $C_L = 20 \text{ pF}^{(5)}$	3.0 V	16			MHz
.	Port output rise time, digital only port pins	$C_1 = 20 \text{ pF}$	2.2 V		4	15	ns
t _{rise,dig}	For output rise time, digital only port pins	CL = 20 βF	3.0 V		3	15	115
t.	Port output fall time, digital only port pins	C _L = 20 pF	2.2 V		4	15	ns
t _{fall,dig}	For output fail time, digital only port pins	CL = 20 βF	3.0 V		3	15	115
	Port output rise time, port pins with shared	C - 20 pF	2.2 V		6	15	no
t _{rise,ana}	analog functions	C _L = 20 pF	3.0 V		4	15	ns
f.	Port output fall time, port pins with shared	C _L = 20 pF	2.2 V		6	15	ns
t _{fall,ana}	analog functions	O _L – 20 με	3.0 V		4	15	119

⁽¹⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.


⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽³⁾ The port can output frequencies at least up to the specified limit - it might support higher frequencies.

⁽⁴⁾ A resistive divider with 2 x R1 and R1 = 1.6 kΩ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. C_L = 20 pF is connected from the output to V_{SS}.

⁽⁵⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

5.13.5.1.1 Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V






Figure 5-10. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-11. Typical High-Level Output Current vs High-Level Output Voltage




Figure 5-12. Typical High-Level Output Current vs High-Level Output Voltage




Table 5-13. Pin-Oscillator Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP M	AX UNIT
fo _{Px.y}	Din appillator fraguency	$Px.y, C_L = 10 pF^{(1)}$	3.0 V	1200	kHz
	Pin-oscillator frequency	$Px.y, C_L = 20 pF^{(1)}$	3.0 V	650	kHz

⁽¹⁾ C_L is the external load capacitance connected from the output to V_{SS} and includes all parasitic effects such as PCB traces.

5.13.5.1.2 Typical Characteristics, Pin-Oscillator Frequency






Figure 5-13. Typical Oscillation Frequency vs Load Capacitance

Figure 5-14. Typical Oscillation Frequency vs Load Capacitance



5.13.5.2 Timer_A and Timer_B

Table 5-14. Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ± 10%	2.2 V, 3.0 V			16	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, Minimum pulse duration required for capture	2.2 V, 3.0 V	20			ns

Table 5-15. Timer_B

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK External: TBCLK Duty cycle = 50% ± 10%	2.2 V, 3.0 V			16	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, Minimum pulse duration required for capture	2.2 V, 3.0 V	20			ns



5.13.5.3 eUSCI

Table 5-16. eUSCI (UART Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				16	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					4	MHz

Table 5-17. eUSCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
		UCGLITx = 0	2.2 V, 3.0 V	5	30	ns
	LIART receive declitch time (1)	UCGLITx = 1		20	90	
Ч	UART receive deglitch time ⁽¹⁾	UCGLITx = 2		35	160	
		UCGLITx = 3		50	220	

Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the max. useable baud rate. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

Table 5-18. eUSCI (SPI Master Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{el}	eUSCI input clock frequency	Internal: SMCLK, ACLK Duty cycle = 50% ± 10%				16	MHz

Table 5-19. eUSCI (SPI Master Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10		1			UCxCL
t _{STE,LAG}	STE lag time, Last clock to STE inactive	UCSTEM = 1, UCMODEx = 01 or 10		1			K cycles
t _{STE,ACC}	STE access time, STE active to SIMO data out	UCSTEM = 0, UCMODEx = 01 or 10	2.2 V, 3.0 V			60	ns
t _{STE,DIS}	STE disable time, STE inactive to SOMI high impedance	UCSTEM = 0, UCMODEx = 01 or 10	2.2 V, 3.0 V			80	ns
	COMI input data actus tima		2.2 V	40			ne
t _{SU,MI}	SOMI input data setup time		3.0 V	40			ns
	COMI input data hald time		2.2 V	0			
t _{HD,MI}	SOMI input data hold time		3.0 V	0			ns
4	CIMO autout data valid time (2)	UCLK edge to SIMO valid,	2.2 V			10	
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	C _L = 20 pF	3.0 V			10	ns
	(3)	0 00 5	2.2 V		0	0	
t _{HD,MO}	SIMO output data hold time (3)	C _L = 20 pF	3.0 V		0		ns

 $f_{UCXCLK} = 1/2t_{LO/HI} \ \ \text{with} \ \ tL_{O/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)}).$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing (1)

diagrams in Figure 5-15 and Figure 5-16.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 5-15 and Figure 5-16.




Figure 5-15. SPI Master Mode, CKPH = 0




Figure 5-16. SPI Master Mode, CKPH = 1



Table 5-20. eUSCI (SPI Slave Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
1	CTE land time. CTE active to place		2.2 V	45			
t _{STE,LEAD}	STE lead time, STE active to clock		3.0 V	40			ns
	CTF log time. Lost clock to CTF inactive		2.2 V	2			20
t _{STE,LAG}	STE lag time, Last clock to STE inactive		3.0 V	3			ns
+	CTF access time. CTF active to COMI data out		2.2 V			45	20
t _{STE,ACC}	STE access time, STE active to SOMI data out		3.0 V			40	ns
	STE disable time, STE inactive to SOMI high		2.2 V			50	50 45
t _{STE,DIS}	impedance		3.0 V			45	
	CIMO input data actus tima		2.2 V	4			20
t _{SU,SI}	SIMO input data setup time		3.0 V	4			ns
	CIMO input data hald time		2.2 V	7			
t _{HD,SI}	SIMO input data hold time		3.0 V	7			ns
	COMI output data valid time (2)	UCLK edge to SOMI valid,	2.2 V			35	20
t _{VALID,} SO	SOMI output data valid time (2)	C _L = 20 pF	3.0 V			35	ns
	COMI cutout data hald time (3)	0 00 - 5	2.2 V	0			
t _{HD,SO}	SOMI output data hold time ⁽³⁾	$C_L = 20 \text{ pF}$	3.0 V	0			ns

 $f_{UCXCLK} = 1/2 t_{LO/HI} \text{ with } tL_{O/HI} \geq max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)}).$ For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing (1)

diagrams in Figure 5-17 and Figure 5-18.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams inFigure 5-17 and Figure 5-18.




Figure 5-17. SPI Slave Mode, CKPH = 0




Figure 5-18. SPI Slave Mode, CKPH = 1

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



Table 5-21. eUSCI (I²C Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				16	MHz	
f _{SCL}	SCL clock frequency		2.2 V, 3.0 V	0		400	kHz	
	Hold time (repeated) START	$f_{SCL} = 100 \text{ kHz}$	221/201/	4.0				
t _{HD,STA}	Hold time (repeated) START	$f_{SCL} > 100 \text{ kHz}$	2.2 V, 3.0 V	0.6			μs	
	Cation time for a remarked CTART	f _{SCL} = 100 kHz	227/227	4.7				
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3.0 V	0.6			μs	
t _{HD,DAT}	Data hold time		2.2 V, 3.0 V	0			ns	
t _{SU,DAT}	Data setup time		2.2 V, 3.0 V	100			ns	
	Cation time for CTOR	f _{SCL} = 100 kHz	227 227	4.0			μs	
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V, 3.0 V	0.6				
	Bus free time between a STOP and	f _{SCL} = 100 kHz		4.7				
t _{BUF}	START condition	f _{SCL} > 100 kHz		1.3			μs	
		UCGLITx = 0		50		250		
	Pulse duration of spikes suppressed by	UCGLITx = 1	001/001/	25		125		
t _{SP}	input filter	UCGLITx = 2	2.2 V, 3.0 V	12.5		62.5	ns	
		UCGLITx = 3		6.3		31.5		
		UCCLTOx = 1	2.2 V, 3.0 V		27		ms	
t _{TIMEOUT}	Clock low time-out	UCCLTOx = 2			30			
		UCCLTOx = 3			33		1113	




Figure 5-19. I²C Mode Timing



5.13.5.4 LCD Controller

Table 5-22. LCD_C - Recommended Operating Conditions

PA	RAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
V _{CC,LCD_C,CP} en,3.6	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.6 V	LCDCPEN = 1, 0000b < VLCDx ≤ 1111b (charge pump enabled, $V_{LCD} \le 3.6 \text{ V}$)	2.2		3.6	V
V _{CC,LCD_C,CP} en,3.3	Supply voltage range, charge pump enabled, V _{LCD} ≤ 3.3 V	LCDCPEN = 1, 0000b < VLCDx ≤ 1100b (charge pump enabled, V _{LCD} ≤ 3.3 V)	2.0		3.6	V
V _{CC,LCD_C,int.} bias	Supply voltage range, internal biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 0	2.4		3.6	V
V _{CC,LCD_C,ext.} bias	Supply voltage range, external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 0	2.4		3.6	V
V _{CC,LCD_C,VLCDEXT}	Supply voltage range, external LCD voltage, internal or external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 1	2.0		3.6	V
V _{LCDCAP}	External LCD voltage at LCDCAP, internal or external biasing, charge pump disabled	LCDCPEN = 0, VLCDEXT = 1	2.4		3.6	V
C _{LCDCAP}	Capacitor value on LCDCAP when charge pump enabled	LCDCPEN = 1, VLCDx > 0000b (charge pump enabled)	4.7 _{-20%}	4.7	10 _{+20%}	μF
f _{ACLK,in}	ACLK input frequency range		30	32.768	40	kHz
f_{LCD}	LCD frequency range	$f_{FRAME} = 1/(2 \times mux) \times f_{LCD}$ with mux = 1 (static) to 8	0		1024	Hz
f _{FRAME,4mux}	LCD frame frequency range	$f_{FRAME,4mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX)$ = 1/(2 × 4) × 1024 Hz			128	Hz
f _{FRAME,8mux}	LCD frame frequency range	$f_{FRAME,8mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX)$ = 1/(2 × 8) × 1024 Hz			64	Hz
C _{Panel}	Panel capacitance	f _{LCD} = 1024Hz, all common lines equally loaded			10000	pF
V _{R33}	Analog input voltage at R33	LCDCPEN = 0, VLCDEXT = 1	2.4		V _{CC} +0.2	V
V _{R23,1/3bias}	Analog input voltage at R23	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0	V _{R13}	V _{R03} + 2/3*(V _{R33} - V _{R03})	V _{R33}	V
V _{R13,1/3bias}	Analog input voltage at R13 with 1/3 biasing	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0	V _{R03}	V _{R03} + 1/3*(V _{R33} - V _{R03})	V _{R23}	V
V _{R13,1/2bias}	Analog input voltage at R13 with 1/2 biasing	LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 1	V _{R03}	V _{R03} + 1/2*(V _{R33} - V _{R03})	V _{R33}	V
V _{R03}	Analog input voltage at R03	R0EXT = 1	V _{SS}			V
V _{LCD} -V _{R03}	Voltage difference between V _{LCD} and R03	LCDCPEN = 0, R0EXT = 1	2.4		V _{CC} +0.2	V
V _{LCDREF}	External LCD reference voltage applied at LCDREF	VLCDREFx = 01	0.8	1.0	1.2	V

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



Table 5-23. LCD_C Electrical Characteristics

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{LCD,0}		VLCDx = 0000, VLCDEXT = 0	2.4 V to 3.6 V		V _{CC}		
V _{LCD,1}		LCDCPEN = 1, VLCDx = 0001b	2 V to 3.6 V	2.49	2.60	2.72	
$V_{LCD,2}$		LCDCPEN = 1, VLCDx = 0010b	2 V to 3.6 V		2.66		
$V_{LCD,3}$		LCDCPEN = 1, VLCDx = 0011b	2 V to 3.6 V		2.72		
V _{LCD,4}		LCDCPEN = 1, VLCDx = 0100b	2 V to 3.6 V		2.78		
V _{LCD,5}		LCDCPEN = 1, VLCDx = 0101b	2 V to 3.6 V		2.84		
V _{LCD,6}		LCDCPEN = 1, VLCDx = 0110b	2 V to 3.6 V		2.90		
$V_{LCD,7}$	I CD voltage	LCDCPEN = 1, VLCDx = 0111b	2 V to 3.6 V		2.96		V
$V_{LCD,8}$	LCD voltage	LCDCPEN = 1, VLCDx = 1000b	2 V to 3.6 V		3.02		V
$V_{LCD,9}$		LCDCPEN = 1, VLCDx = 1001b	2 V to 3.6 V		3.08		
V _{LCD,10}		LCDCPEN = 1, VLCDx = 1010b	2 V to 3.6 V		3.14		
V _{LCD,11}		LCDCPEN = 1, VLCDx = 1011b	2 V to 3.6 V		3.20		
$V_{LCD,12}$		LCDCPEN = 1, VLCDx = 1100b	2 V to 3.6 V		3.26		
V _{LCD,13}		LCDCPEN = 1, VLCDx = 1101b	2.2 V to 3.6 V		3.32		
V _{LCD,14}		LCDCPEN = 1, VLCDx = 1110b	2.2 V to 3.6 V		3.38		
V _{LCD,15}		LCDCPEN = 1, VLCDx = 1111b	2.2 V to 3.6 V	3.32	3.44	3.6	
V _{LCD,7,0.8}	LCD voltage with external reference of 0.8 V	LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, V _{LCDREF} = 0.8 V	2 V to 3.6 V		2.96 × 0.8 V		V
V _{LCD,7,1.0}	LCD voltage with external reference of 1.0 V	LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, V _{LCDREF} = 1.0 V	2 V to 3.6 V		2.96 × 1.0 V		V
V _{LCD,7,1.2}	LCD voltage with external reference of 1.2 V	LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, V _{LCDREF} = 1.2 V	2.2 V to 3.6 V		2.96 × 1.2 V		V
ΔV_{LCD}	Voltage difference between consecutive VLCDx settings	$\Delta V_{LCD} = V_{LCD,x} - V_{LCD,x-1}$ with x = 0010b to 1111b		40	60	80	mV
I _{CC,Peak,CP}	Peak supply currents due to charge pump activities	LCDCPEN = 1, VLCDx = 1111b external, with decoupling capacitor on DVCC supply ≥ 1 µF	2.2 V		600		μΑ
t _{LCD,CP,on}	Time to charge C _{LCD} when discharged	C_{LCD} = 4.7 μ F, LCDCPEN = 0 \rightarrow 1, VLCDx = 1111b	2.2 V		100	500	ms
I _{CP,Load}	Maximum charge pump load current	LCDCPEN = 1, VLCDx = 1111b	2.2 V	50			μΑ
R _{LCD,Seg}	LCD driver output impedance, segment lines	LCDCPEN = 0, I _{LOAD} = ±10 μA	2.2 V			10	kΩ
R _{LCD,COM}	LCD driver output impedance, common lines	LCDCPEN = 0, I _{LOAD} = ±10 μA	2.2 V			10	kΩ



5.13.5.5 ADC

Table 5-24. 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	NOM	MAX	UNIT
V(Ax)	Analog input voltage range ⁽¹⁾	All ADC12 analog input pins Ax		0		AVCC	V
I(ADC12_B)		f _{ADC12CLK} = MODCLK, ADC12ON = 1,	3.0 V		145	199	
single- ended mode	Operating supply current into AVCC plus DVCC terminals (2) (3)	ADC12PWRMD = 0, ADC12DIF = 0, REFON = 0, ADC12SHTx = 0, ADC12DIV = 0	2.2 V		140	190	μA
I(ADC12_B)	f _{ADC12CLK} = MODCLK, ADC12ON = 1,		3.0 V		175	245	
differential mode	Operating supply current into AVCC plus DVCC terminals (2) (3)	ADC12PWRMD = 0, ADC12DIF = 1, REFON = 0, ADC12SHTx= 0, ADC12DIV = 0	2.2 V		170	230	μΑ
Cı	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		10	15	pF
D. J. MINON		0.1/ < 1/(Ax) < 41/00	>2 V		0.5	4	kΩ
R _I	Input MUX ON resistance	0 V ≤ V(Ax) ≤ AVCC	<2 V		1	10	kΩ

- The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
- The internal reference supply current is not included in current consumption parameter I(ADC12_B).
- Approximately 60% (typical) of the total current into the AVCC and DVCC terminal is from AVCC.

Table 5-25. 12-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{ADC12CLK}	Frequency for specified performance	For specified performance of ADC12 linearity parameters with ADC12PWRMD = 0, If ADC12PWRMD = 1, the maximum is 1/4 of the value shown here	0.45		5.4	MHz
f _{ADC12CLK}	Frequency for reduced performance	Linearity parameters have reduced performance		32.768		kHz
f _{ADC12OSC}	Internal oscillator ⁽¹⁾	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC} from MODCLK	4	4.8	5.4	MHz
tCONVERT	Conversion time	REFON = 0, Internal oscillator, f _{ADC12CLK} = f _{ADC12OSC} from MODCLK, ADC12WINC = 0	2.6		3.5	μs
33		External $f_{ADC12CLK}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq 0$		(2)		
t _{ADC12ON}	Turnon settling time of the ADC	See (3)			100	ns
t _{ADC12OFF}	Time ADC must be off before can be turned on again	Note: $t_{ADC12OFF}$ must be met to make sure that $t_{ADC12ON}$ time holds	100			ns
t _{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 4 k\Omega$, $C_I = 15 pF$, $C_{pext} = 8 pF^{(4)}$	1			μs

- The ADC12OSC is sourced directly from MODOSC inside the UCS.
- 14 x ADC12DIV x 1/f_{ADC12CLK}, if ADC12WINC=1 then 15 x ADC12DIV x 1/f_{ADC12CLK}
 The condition is that the error in a conversion started after t_{ADC12ON} is less than ±0.5 LSB. The reference and input signal are already
- Approximately 10 Tau (τ) are needed to get an error of less than ± 0.5 LSB: $t_{sample} = ln(2^{n+2}) \times (R_S + R_I) \times (C_I + C_{pext})$, where n = ADCresolution =12, R_S= external source resistance, C_{pext} = external parasitic capacitance.



Table 5-26. 12-Bit ADC, Linearity Parameters With External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution	Number of no missing code output-code bits		12			bits
E _I	Integral linearity error (INL) for differential input	$1.2 \text{ V} \leq \text{V}_{R+} - \text{V}_{R-} \leq \text{AV}_{CC}$			±1.8	LSB
E _I	Integral linearity error (INL) for single ended inputs	$1.2 \text{ V} \leq \text{V}_{R+} - \text{V}_{R-} \leq \text{AV}_{CC}$			±2.2	LSB
E _D	Differential linearity error (DNL)		-0.99		+1.0	LSB
Eo	Offset error ⁽²⁾ (3)	ADC12VRSEL = 0x2 or 0x4 without TLV calibration, TLV calibration data can be used to improve the parameter ⁽⁴⁾		±0.5	±1.5	mV
$E_{G,ext}$	Gain error	With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter ⁽⁴⁾ , VR+ = 2.5 V, VR- = AVSS		±0.8	±2.5	LSB
		With external voltage reference with internal buffer (ADC12VRSEL = 0x3), VR+ = 2.5 V, VR- = AVSS		±1	±20	
E _{T,ext}	Total unadjusted error	With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter ⁽⁴⁾ , VR+ = 2.5 V, VR- = AVSS		±1.4	±3.5	LSB
		With external voltage reference with internal buffer (ADC12VRSEL = 0x3), VR+ = 2.5 V, VR- = AVSS		±1.4	±21.0	

⁽¹⁾ See Table 5-28 and Table 5-34 electrical sections for more information on internal reference performance and refer to the application report Designing With the MSP430FR59xx and MSP430FR58xx ADC (SLAA624) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

- (2) Offset is measured as the input voltage (at which ADC output transitions from 0 to 1) minus 0.5 LSB.
- (3) Offset increases as IR drop increases when VR- is AVSS.
- (4) For details, see the Device Descriptor Table section in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367).

Table 5-27. 12-Bit ADC, Dynamic Performance for Differential Inputs With External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise	VR+ = 2.5 V, VR- = AVSS	68	71		dB
ENOB	Effective number of bits ⁽²⁾	VR+ = 2.5 V, VR- = AVSS	10.7	11.2		bits

⁽¹⁾ See Table 5-28 and Table 5-34 electrical sections for more information on internal reference performance and refer to the application report Designing With the MSP430FR59xx and MSP430FR58xx ADC (SLAA624) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

(2) ENOB = (SINAD - 1.76) / 6.02

Table 5-28. 12-Bit ADC, Dynamic Performance for Differential Inputs With Internal Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	•				•	,		,		
	PARAMETER			TEST (CONDITIONS	6	MIN	TYP	MAX	UNIT
ENOB	Effective number of bits (2)	()	VR+=	2.5 V, VR- = A	AVSS		10.3	10.7		Bits

⁽¹⁾ See Table 5-34 electrical section for more information on internal reference performance and refer to the application report Designing With the MSP430FR59xx and MSP430FR58xx ADC (SLAA624) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

(2) ENOB = (SINAD - 1.76) / 6.02



Table 5-29. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With External Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise	VR+ = 2.5 V, VR- = AVSS	64	68		dB
ENOB	Effective number of bits ⁽²⁾	VR+ = 2.5 V, VR- = AVSS	10.2	10.7		bits

See Table 5-30 and Table 5-34 electrical sections for more information on internal reference performance and refer to the application report Designing With the MSP430FR59xx and MSP430FR58xx ADC (<u>SLAA624</u>) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

Table 5-30. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With Internal Reference⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENOB	Effective number of bits (2)	VR+ = 2.5 V, VR- = AVSS	9.4	10.4		bits

⁽¹⁾ See Table 5-34 electrical section for more information on internal reference performance and refer to the application report Designing With the MSP430FR59xx and MSP430FR58xx ADC (SLAA624) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

Table 5-31. 12-Bit ADC, Dynamic Performance With 32.768-kHz Clock

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENOB	Effective number of bits ⁽¹⁾	Reduced performance with f _{ADC12CLK} from ACLK LFXT 32.768 kHz, VR+ = 2.5 V, VR- = AVSS		10		bits

(1) ENOB = (SINAD - 1.76) / 6.02




Figure 5-20. Typical Temperature Sensor Voltage

⁽²⁾ ENOB = (SINAD - 1.76) / 6.02

⁽²⁾ ENOB = (SINAD - 1.76) / 6.02



Table 5-32. 12-Bit ADC, Temperature Sensor and Built-In V_{1/2}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SENSOR}	See (1) (2)	ADC12ON = 1, ADC12TCMAP=1, T _A = 0°C		700		mV
TC _{SENSOR}	See (2)	ADC12ON = 1, ADC12TCMAP = 1		2.5		mV/°C
t _{SENSOR(sample)}	Sample time required if ADCTCMAP = 1 and channel MAX-1 is selected ⁽³⁾	ADC12ON = 1, ADC12TCMAP = 1, Error of conversion result ≤ 1 LSB	30			μs
V _{1/2}	AVCC voltage divider for ADC12BATMAP = 1 on MAX input channel	ADC12ON = 1, ADC12BATMAP = 1	47.5%	50%	52.5%	
I _{V 1/2}	Current for battery monitor during sample time	ADC12ON = 1, ADC12BATMAP = 1		38	63	μΑ
t _{V 1/2} (sample)	Sample time required if ADC12BATMAP = 1 and channel MAX is selected (4)	ADC12ON = 1, ADC12BATMAP = 1	1.7			μs

- (1) The temperature sensor offset can be as much as ±30°C. A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor.
- (2) The device descriptor structure contains calibration values for 30°C ± 3°C and 85°C ± 3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSOR} = TC_{SENSOR} * (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy.
- (3) The typical equivalent impedance of the sensor is 250 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time $t_{V1/2(on)}$ is included in the sampling time $t_{V1/2(sample)}$; no additional on time is needed.

Table 5-33. 12-Bit ADC, External Reference⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{R+}	Positive external reference voltage input VeREF+ or VeREF- based on ADC12VRSEL bit	$V_{R+} > V_{R-}$	1.2	AV_{CC}	٧
V _R -	Negative external reference voltage input VeREF+ or VeREF- based on ADC12VRSEL bit	$V_{R+} > V_{R-}$	0	1.2	>
(V _{R+} - V _{R-})	Differential external reference voltage input	$V_{R+} > V_{R-}$	1.2	AV_CC	٧
I _{VeREF+}	Static input current singled anded input made	$\begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC},~V_{eREF-} = 0~V\\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 1h,\\ ADC12DIF = 0,~ADC12PWRMD = 0 \end{array}$		±10	
	Static input current singled ended input mode	$\begin{array}{l} 1.2~V \leq V_{eREf+} \leq V_{AVCC}~, V_{eREf-} = 0~V \\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 8h, \\ ADC12DIF = 0,~ADC12PWRMD = 01 \end{array}$		±2.5	μA
I _{VeREF+}	Static input aureant differential input made	$\begin{array}{l} 1.2~V \leq V_{eREF+} \leq V_{AVCC},~V_{eREF-} = 0~V\\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 1h,\\ ADC12DIF = 1,~ADC12PWRMD = 0 \end{array}$		±20	
I _{VeREF} -	Static input current differential input mode	$ \begin{array}{l} 1.2~V \leq V_{eREf+} \leq V_{AVCC}~, V_{eREF-} = 0~V \\ f_{ADC12CLK} = 5~MHz,~ADC12SHTx = 8h, \\ ADC12DIF = 1,~ADC12PWRMD = 1 \end{array} $		±5	μА
I _{VeREF+}	Peak input current with single-ended input	$0 \text{ V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \text{ADC12DIF} = 0$		1.5	mA
I _{VeREF+}	Peak input current with differential input	0 V ≤ V _{eREF+} ≤ V _{AVCC} , ADC12DIF = 1		3	mA
C _{VeREF+/-}	Capacitance at VeREF+ or VeREF- terminal	See (2)	10		μF

⁽¹⁾ The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

⁽²⁾ Two decoupling capacitors, 10 μF and 470 nF, should be connected to VeREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_B. See also the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367).



5.13.5.6 Reference

Table 5-34. REF, Built-In Reference

	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON = 1	2.7 V		2.5	±1.5%	
V_{REF+}	Positive built-in reference voltage output	REFVSEL = {1} for 2.0 V, REFON = 1	2.2 V		2.0	±1.5%	V
	vollage output	REFVSEL = {0} for 1.2 V, REFON = 1	1.8 V		1.2	±1.8%	
Noise	RMS noise at VREF ⁽¹⁾	From 0.1 Hz to 10 Hz, REFVSEL = {0}			110	600	μV
V _{OS_BUF_INT}	VREF ADC BUF_INT buffer offset ⁽²⁾	$T_A = 25^{\circ}\text{C}$, ADC ON, REFVSEL = $\{0\}$, REFON = 1, REFOUT = 0		-12		+12	mV
V _{OS_BUF_EXT}	VREF ADC BUF_EXT buffer offset ⁽³⁾	T _A = 25°C, REFVSEL = {0}, REFOUT = 1, REFON = 1 or ADC ON		-12		+12	mV
	AVCC minimum voltage,	REFVSEL = {0} for 1.2 V		1.8			
$AV_{CC(min)}$	Positive built-in reference	REFVSEL = {1} for 2.0 V		2.2			V
	active	REFVSEL = {2} for 2.5 V		2.7			
I _{REF+}	Operating supply current into AVCC terminal (4)	REFON = 1	3 V		8	15	μΑ
		ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0,	3 V		225	355	
		ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0	3 V		1030	1660	
I _{REF+_ADC_BUF}	Operating supply current into AVCC terminal (4)	ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1	3 V		120	185	μΑ
		ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1	3 V		545	895	
		ADC OFF, REFON=1, REFOUT=1, REFVSEL = {0, 1, 2}	3 V		1085	1780	
I _{O(VREF+)}	VREF maximum load current, VREF+ terminal	REFVSEL = {0, 1, 2}, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1		-1000		+10	μA
ΔVout/Δlo (VREF+)	Load-current regulation, VREF+ terminal	REFVSEL = $\{0, 1, 2\}$, $I_{O(VREF+)} = +10 \mu A \text{ or } -1000 \mu A$, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1				2500	μV/mA
C _{VREF+/-}	Capacitance at VREF+ and VREF- terminals	REFON = REFOUT = 1		0		100	pF
TC _{REF+}	Temperature coefficient of built-in reference	REFVSEL = $\{0, 1, 2\}$, REFON = REFOUT = 1, T _A = -40 °C to 85 °C $^{(5)}$			18	50	ppm/K
PSRR_DC	Power supply rejection ratio (dc)				120	400	μV/V
PSRR_AC	Power supply rejection ratio (ac)	dAV _{CC} = 0.1 V at 1 kHz			3.0		mV/V
t _{SETTLE}	Settling time of reference voltage (6)	$AV_{CC} = AV_{CC \text{ (min)}} - AV_{CC \text{(max)}},$ REFVSEL = {0, 1, 2}, REFON = 0 \rightarrow 1			75	80	μs

⁽¹⁾ Internal reference noise affects ADC performance when ADC uses internal reference. Refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* (SLAA624) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

⁽²⁾ Buffer offset affects ADC gain error and thus total unadjusted error.

⁽³⁾ Buffer offset affects ADC gain error and thus total unadjusted error.

⁽⁴⁾ The internal reference current is supplied through terminal AVCC.

⁽⁵⁾ Calculated using the box method: (MAX(-40°C to 85°C) – MIN(-40°C to 85°C)) / MIN(-40°C to 85°C)/(85°C – (-40°C)).

⁽⁶⁾ The condition is that the error in a conversion started after t_{REFON} is less than ± 0.5 LSB.



5.13.5.7 Comparator

Table 5-35. Comparator_E

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		CEPWRMD = 00, CEON = 1, CERSx = 00 (fast)			11	20	
	Comparator operating supply current into AVCC,	CEPWRMD = 01, CEON = 1, CERSx = 00 (medium)	2.2 V,		9	17	
I _{AVCC_COMP}	excludes reference resistor ladder	CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), $T_A = 30^{\circ}C$	3.0 V			0.5	μA
		CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), $T_A = 85^{\circ}C$				1.3	
	Quiescent current of resistor ladder into AVCC,	CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 0	2.2 V,		12	15	
I _{AVCC_REF}	including REF module current	CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 1	3.0 V		5	7	μA
		CERSx = 11, CEREFLx = 01, CEREFACC = 0	1.8 V	1.17	1.2	1.23	
		CERSx = 11, CEREFLx = 10, CEREFACC = 0	2.2 V	1.92	2.0	2.08	
	Defense and the maller of	CERSx = 11, CEREFLx = 11, CEREFACC = 0	2.7 V	2.40	2.5	2.60	.,
V_{REF}	Reference voltage level	CERSx = 11, CEREFLx = 01, CEREFACC = 1	1.8 V	1.10	1.2	1.245	V
		CERSx = 11, CEREFLx = 10, CEREFACC = 1	2.2 V	1.90	2.0	2.08	
		CERSx = 11, CEREFLx = 11, CEREFACC = 1	2.7 V	2.35	2.5	2.60	
V _{IC}	Common mode input range			0		V _{CC} -1	V
		CEPWRMD = 00		-32		32	
V _{OFFSET}	Input offset voltage	CEPWRMD = 01		-32		32	mV
		CEPWRMD = 10		-30		30	
•		CEPWRMD = 00 or CEPWRMD = 01			9		_
C _{IN}	Input capacitance	CEPWRMD = 10			9		pF
1	2	ON - switch closed			1	3	kΩ
R _{SIN}	Series input resistance	OFF - switch open		50			МΩ
		CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV			260	330	
t _{PD}	Propagation delay, response time	CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV			350	460	ns
	response une	CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV				15	μs
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 00			700	1000	ns
	Propagation delay with	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 01			1.0	1.8	
t _{PD,filter}	filter active	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 10			2.0	3.5	μs
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 11			4.0	7.0	
		CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 00			0.9	1.5	
t _{EN_CMP}	Comparator enable time	CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 01			0.9	1.5	μs
		CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 10			15	100	



Comparator_E (continued)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 00			1	2	
		CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 01			1	2	
+	Comparator and reference ladder and reference	CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 10			10	50	110
ten_cmp_vref	voltage enable time	CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 10, REFON = 0, CEREF0 = CEREF1 = $0x0F$, Overdrive ≥ 20 mV, CEPWRMD = 00			2	5	μs
		CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 10, REFON = 0, CEREF0 = CEREF1 = 0x0F, Overdrive \geq 20 mV, CEPWRMD = 01			2	5	
		CEON = $0 \rightarrow 1$, CEREFLX = 10 , CERSx = 10 , REFON = 0 , CEREF0 = CEREF1 = $0x0F$, Overdrive ≥ 20 mV, CEPWRMD = 10			10	50	
		CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 10, REFON = 1, CEREF0 = CEREF1 = 0x0F, Overdrive \geq 20 mV, CEPWRMD = 00			1	2	
t _{EN_CMP_RL}	Comparator and reference ladder enable time	CEON = $0 \rightarrow 1$, CEREFLX = 10, CERSx = 10, REFON = 1, CEREF0 = CEREF1 = $0x0F$, Overdrive ≥ 20 mV, CEPWRMD = 01			1	2	μs
		CEON = $0 \rightarrow 1$, CEREFLX = 10 , CERSx = 10 , REFON = 1 , CEREF0 = CEREF1 = $0x0F$, Overdrive ≥ 20 mV, CEPWRMD = 10			10	50	
V _{CE_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder, n = 0 to 31		VIN × (n+0.9) /32	VIN x (n+1) /32	VIN × (n+1.1) /32	V



5.13.5.8 Scan Interface

Table 5-36. Extended Scan Interface, Port Drive, Port Timing

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{OL(ESICHx)}	Voltage drop due to ON-resistance of excitation transistor (see Figure 5-21)	I(ESICHx) = 2 mA, ESITEN = 1	3 V			0.3	V
V _{OH(ESICHx)}	Voltage drop due to ON-resistance of damping transistor ⁽¹⁾ (see Figure 5-21)	I _(ESICHx) = -200 μA, ESITEN = 1	3 V			0.1	V
V _{OL(ESICOM)}		I _(ESICOM) = 3 mA, ESISH = 1	2.2 V, 3 V	0		0.1	V
I _{ESICHx(tri-state)}		V _(ESICHx) = 0 V to AV _{CC} , port function disabled, ESISH = 1	3 V	-50		50	nA

(1) ESICOM = 1.5 V, supplied externally (see Figure 5-22)




Figure 5-21. P6.x/ESICHx Timing, ESICHx Function Selected




Figure 5-22. Voltage Drop Due to ON-Resistance



Table 5-37. Extended Scan Interface, Sample Capacitor/Ri Timing (1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
C _{SHC(ESICHx)}	Sample capacitance on selected ESICHx pin	ESIEx(tsm) = 1, ESISH = 1	2.2 V, 3 V		7	9	pF
Ri _(ESICHx)	Serial input resistance at the ESICHx pin	ESIEx(tsm) = 1, ESISH = 1	2.2 V, 3 V		1.5		kΩ
t _{Hold}	Maximum hold time (2)	ESISHTSM ⁽³⁾ = 1, measurement sequence uses at least two ESICHx inputs, ΔV _{sample} < 3 mV		62			μs

The minimum sampling time (7.6 x tau for 1/2 LSB accuracy) with maximum $C_{SHC(ESICHx)}$ and $Ri_{(ESICHx)}$ and $Ri_{(source)}$ is $t_{sample(min)} \sim 7.6 \times C_{SHC(ESICHx)} \times (Ri_{(ESICHx)} + Ri_{(source)})$ with $Ri_{(source)}$ estimated at 3 k Ω , $t_{sample(min)} = 319$ ns. The sampled voltage at the sample capacitance varies less than 3 mV (ΔV_{sample}) during the hold time t_{Hold} . If the voltage is sampled

after t_{Hold}, the sampled voltage may be any other value.

The control bit ESIVSS was renamed to ESISHTSM to avoid confusion with supply pin naming.



Table 5-38. Extended Scan Interface, V_{CC}/2 Generator

PAR	AMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	ESI V _{CC} /2 generator supply voltage	AVCC = DVCC = ESIDVCC (connected together), AVSS = DVSS = ESIDVSS (connected together)		2.2		3.6	V
I _{VMID}	ESI V _{CC} /2 generator	$\begin{array}{l} C_L \text{ at ESICOM pin} = 470 \text{ nF} \pm 20\%, \\ f_{\text{refresh}(\text{ESICOM})} = 32768 \text{ Hz}, \\ T = 0^{\circ}\text{C to } 85^{\circ}\text{C}, \\ R_{\text{ext}} = 1 \text{k in series to } C_L \end{array}$	2.2 V, 3 V		370	500	nA
2	quiescent current	C_L at ESICOM pin = 470 nF ± 20%, $f_{refresh(ESICOM)} = 32768$ Hz, $T = -40^{\circ}C$ to 85°C			370	1600	
f _{refresh(ESICOM)}	V _{CC} /2 refresh frequency	Source clock = ACLK	2.2 V, 3 V		32.768		kHz
V _(ESICOM)	Output voltage at pin ESICOM	C_L at ESICOM pin = 470 nF ± 20%, I_{Load} = 1 μA		AV _{CC} /2 - 0.07	AV _{CC} /2	AV _{CC} /2 + 0.07	V
$t_{on(ESICOM)}$	Time to reach 98% after V _{CC} /2 is switched on	C_L at ESICOM pin = 470 nF ± 20%, $f_{refresh(ESICOM)}$ = 32768 Hz	2.2 V, 3 V		1.7	6	ms
t _{VccSettle} (ESICOM	Settling time to ±V _{CC} /2560 (2 LSB) after AV _{CC} voltage	ESIEN = 1, ESIVMIDEN ⁽¹⁾ = 1, ESISH = 0, $AV_{CC} = AV_{CC} - 100 \text{ mV},$ $f_{refresh(ESICOM)} = 32768 \text{ Hz}$	2.2 V, 3 V		3		ms
•	change	$AV_{CC} = AV_{CC} + 100 \text{ mV},$ $f_{refresh(ESICOM)} = 32768 \text{ Hz}$	2.2 V, 3 V		3		

⁽¹⁾ The control bit ESIVCC2 was renamed to ESIVMIDEN to avoid confusion with supply pin naming.



Table 5-39. Extended Scan Interface, 12-Bit DAC

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	ESI DAC supply voltage	ESIDVCC = AVCC = DVCC (connected together), ESIDVSS = AVSS = DVSS (connected together)		2.2		3.6	V
	ESI 12-bit DAC operating supply		2.2 V		10	27	
I _{CC}	current into AVCC terminal (1)		3 V		14	35	μA
	Resolution				12		bit
INL	Integral nonlinearity	R_L = 1000 M Ω , C_L = 20 pF With autozeroing	2.2 V, 3 V	-10	±2	+10	LSB
DNII	Differential popular swit.	$R_L = 1000 \text{ M}\Omega$, $C_L = 20 \text{ pF}$, Without autozeroing	2.2 V, 3 V	-10		+10	LSB
DNL	Differential nonlinearity	R_L = 1000 M Ω , C_L = 20 pF, With autozeroing	2.2 V, 3 V	-10		+10	LSB
Eos	Offset error	With autozeroing	2.2 V, 3 V		0		V
E _G	Gain error	With autozeroing	2.2 V, 3 V			0.6%	
t _{on(ESIDAC)}	On time after AV _{CC} of ESIDAC is switched on	V _{+ESICA} - V _{ESIDAC} = ±6 mV	2.2 V, 3 V			2	μs
	Ostilla and the co	ESIDAC code = 0h → A0h	2.2 V, 3 V			2	
t _{Settle} (ESIDAC)	Settling time	ESIDAC code = A0h → 0h	2.2 V, 3 V			2	μs

⁽¹⁾ This parameter covers one ESI 12-bit DAC, either ESI AFE1 12-bit DAC or ESI AFE2 12-bit DAC.

Table 5-40. Extended Scan Interface, Comparator

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	ESI comparator supply voltage	ESIDVCC = AVCC = DVCC (connected together), ESIDVSS = AVSS = DVSS (connected together)		2.2		3.6	V
I _{cc}	ESI comparator operating supply current into AVCC terminal (1)		2.2 V, 3 V		25	42	μΑ
V _{IC}	Common mode input voltage range ⁽²⁾		2.2 V, 3 V	0		V _{CC} -	V
V _{Offset}	Input offset voltage	After autozeroing	2.2 V, 3 V	-1.5		1.5	mV
٠, ١, ١, ١, ١, ١, ١, ١, ١, ١, ١, ١, ١, ١,	Temperature coefficient of V _{Offset}	Without autozeroing	221/21/		40		\//00
dV _{Offset} /dT	(3)	After autozeroing	2.2 V, 3 V		2		μV/°C
-1\	V _{Offset} supply voltage (V _{CC})	Without autozeroing			0.3		\//\/
dV _{Offset} /dV _{CC}	sensitivity (4)	After autozeroing			0.2		mV/V
V _{hys}	Input voltage hysteresis	V+ terminal = V- terminal = $0.5 \times V_{CC}$	2.2 V, 3 V		0.5		LSB
t _{on(ESICA)}	On time after ESICA is switched on	V _{+ESICA} - V _{ESIDAC} = +6 mV, V _{+ESICA} = 0.5 x AV _{CC}	2.2 V, 3 V			2.0	μs
t _{Settle} (ESICA)	Settle time	$\begin{array}{c} V_{+ESICA} - V_{ESIDAC} = \text{-}12 \text{ mV} \rightarrow 6 \text{ mV}, \\ V_{+ESICA} = 0.5 \text{ x AV}_{CC} \end{array}$	2.2 V, 3 V			3.0	μs
t _{autozero}	Autozeroing time of comparator	V _{input} = Vcc / 2 V _{offset} < 1 mV	2.2 V, 3 V			3.0	μs

⁽¹⁾ This parameter covers one single ESI comparator; either ESI AFE1 comparator or ESI AFE2 comparator.

⁽²⁾ The comparator output is reliable when at least one of the input signals is within the common mode input voltage range.

⁽³⁾ Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

⁽⁴⁾ Calculated using the box method: ABS((Voffset_Vcc_max - Voffset_Vcc_min)/(Vcc_max - Vcc_min))



Table 5-41. Extended Scan Interface, ESICLK Oscillator and TSM Clock Signals

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
V _{CC}	ESI oscillator supply voltage	ESIDVCC = AVCC = DVCC (connected together), ESIDVSS = AVSS = DVSS (connected together)		2.2	3.6	V
	ESI oscillator operating supply	f _{ESIOSC} = 4.8 MHz, ESIDIV1x = 00b,	2.2 V	45		
I _{CC}	current	ESICLKGON = 1, ESIEN = 1, no TSM sequence running	3 V	50		μA
f _{ESIOSC_min}	ESI oscillator at minimum setting	T _A = 30°C, ESICLKFQ = 000000		2.3		MHz
f _{ESIOSC_max}	ESI oscillator at maximum setting	T _A = 30°C, ESICLKFQ = 111111		7.9		MHz
$t_{on(ESIOSC)}$	Start-up time including synchronization cycles	f _{ESIOSC} = 4.8MHz	2.2 V, 3 V	400	700	ns
f _{ESIOSC} /dT	ESIOSC frequency temperature drift ⁽¹⁾	f _{ESIOSC} = 4.8 MHz	2.2 V, 3 V	0.15		%/°C
f _{ESIOSC} /dV _{CC}	ESIOSC frequency supply voltage drift ⁽²⁾	f _{ESIOSC} = 4.8 MHz	2.2 V, 3 V	2		%/V
f _{ESILFCLK}	TSM low-frequency state clock			32.768	50	kHz
f _{ESIHFCLK}	TSM high-frequency state clock			0.25	8	MHz

⁽¹⁾ Calculated using the box method: (MAX(-40 to 85° C) - MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C - (-40°C))

⁽²⁾ Calculated using the box method: (MAX(2.2 V to 3.6 V) – MIN(2.2 V to 3.6 V)) / MIN(2.2 V to 3.6 V) / (3.6 V – 2.2 V)



5.13.5.9 FRAM Controller

Table 5-42. FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Read and write endurance		10 ¹⁵			cycles
		$T_J = 25^{\circ}C$	100			
t _{Retention}	Data retention duration	$T_J = 70$ °C	40			years
		$T_J = 85^{\circ}C$	10			
I _{WRITE}	Current to write into FRAM		1	READ ⁽¹⁾		nA
I _{ERASE}	Erase current			n/a ⁽²⁾		nA
t _{WRITE}	Write time		1	READ (3)		ns
	Read time, NWAITSx=0		1/f	SYSTEMS (4)	ns
t _{READ}	Read time, NWAITSx=1		2/f	SYSTEMS (4)	ns

⁽¹⁾ Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I_{READ} is included in the active mode current consumption numbers I_{AM,FRAM}.

5.13.6 Emulation and Debug

Table 5-43. JTAG and Spy-Bi-Wire Interface

	tanger of capping remage and specialing need an temperature	`		,		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{JTAG}	Supply current adder when JTAG active (but not clocked)	2.2 V, 3.0 V		40	100	μΑ
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3.0 V	0		10	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3.0 V	0.04		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	2.2 V, 3.0 V			110	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
,	TO((: 1/2 (2))	2.2 V	0		16	MHz
f _{TCK}	TCK input frequency - 4-wire JTAG (2)	3.0 V	0		16	MHz
R _{internal}	Internal pulldown resistance on TEST	2.2 V, 3.0 V	20	35	50	kΩ
f _{TCLK}	TCLK/MCLK frequency during JTAG access, no FRAM access (limited by f _{SYSTEM})				16	MHz
t _{TCLK,Low/High}	TCLK low or high clock pulse duration, no FRAM access				25	ns
f _{TCLK,FRAM}	TCLK/MCLK frequency during JTAG access, including FRAM access (limited by f _{SYSTEM} with no FRAM wait states)				4	MHz
t _{TCLK,FRAM,Low/High}	TCLK low or high clock pulse duration, including FRAM accesses				100	ns

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ FRAM does not require a special erase sequence.

³⁾ Writing into FRAM is as fast as reading.

⁽⁴⁾ The maximum read (and write) speed is specified by f_{SYSTEMS} using the appropriate wait state settings (NWAITSx).

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 Overview

The Texas Instruments MSP430FR698x and MSP430FR598x families of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals. The architecture, combined with seven low-power modes is optimized to achieve extended battery life for example in flow metering applications. The devices features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency.

The MSP430FR698x and MSP430FR598x devices are microcontroller configurations with an extended scan interface (ESI) for background water, heat and gas volume metering together with up to five 16-bit timers, Comparator, universal serial communication interfaces (eUSCI) supporting UART, SPI, and I²C, hardware multiplier, AES accelerator, DMA, real-time clock module with alarm capabilities, up to 83 I/O pins, and an high-performance 12-bit analog-to-digital converter (ADC). The MSP430FR698x devices also include an LCD module with contrast contral for displays with up to 320 segments.

6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.



6.3 Operating Modes

The MSP430 devices have one active mode and seven software selectable low-power modes of operation. An interrupt event can wake up the device from low-power modes LPM0 through LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

Table 6-1. Operating Modes

MODE	Α	М	LPM0	LPM1	LPM2	LPM3	LPM4	LPM3.5	LPN	14.5
	ACTIVE	ACTIVE , FRAM OFF ⁽¹⁾	CPU OFF	CPU OFF	STANDBY	STANDBY	OFF	RTC ONLY	SHUTDO WN WITH SVS	SHUTDO WN WITHOU T SVS
Maximum System Clock	16 [МНz	16 MHz	16 MHz	50 kHz	50 kHz	0 (3)	50 kHz	0	(3)
Typical Current Consumption, T _A = 25°C	103 µA/MHz	65 µA/MHz	75 μA at 1MHz	40 μA at 1MHz	0.9 μΑ	0.4 μΑ	0.3 μΑ	0.35 μΑ	0.2 μΑ	0.02 μΑ
Typical Wakeup Time	N	/A	instant.	6 µs	6 µs	7 µs	7 µs	250 µs	250 µs	1000 µs
Wakeup Events	N	/A	all	all	LF I/O Comp	LF I/O Comp	I/O Comp	RTC I/O	1/	0
CPU	0	n	off	off	off	off	off	reset	re	set
FRAM	on	off ⁽¹⁾	standby (or off ⁽¹⁾)	off	off	off	off	off	0	ff
High-Frequency Peripherals	avai	lable	available	available	off	off	off	reset	res	set
Low-Frequency Peripherals	avai	lable	available	available	available	available	off	RTC	res	set
Unclocked Peripherals ⁽⁵⁾	avai	lable	available	available	available	available	available	reset	res	set
MCLK	0	n	off	off	off	off	off	off	0	ff
SMCLK	opt	. (6)	opt. ⁽⁶⁾	opt. ⁽⁶⁾	off	off	off	off	0	ff
ACLK	0	n	on	on	on	on	off	off	0	ff
Full Retention	ye	es	yes	yes	yes	yes ⁽⁷⁾	yes ⁽⁷⁾	no	n	
SVS	alw	ays	always	always	opt. ⁽⁸⁾	opt. ⁽⁸⁾	opt. ⁽⁸⁾	opt. ⁽⁸⁾	on ⁽⁹⁾	off ⁽¹⁰⁾
Brownout	alw	ays	always	always	always	always	always	always	alw	ays

⁽¹⁾ FRAM disabled in FRAM controller

⁽²⁾ Disabling the FRAM via the FRAM controller decreases the LPM current consumption, but the wake-up time can increase. If the wake-up is for FRAM access (for example, to fetch an interrupt vector), wake-up time is increased. If the wake-up is for a non-FRAM operation (for example, DMA transfer to RAM), wake-up time is not increased.

⁽³⁾ All clocks disabled

⁽⁴⁾ See Section 6.3.1, which describes the use of peripherals in LPM3 and LPM4.

^{(5) &}quot;Unclocked peripherals" are peripherals that do not require a clock source to operate; for example, the comparator and REF, or the eUSCI when operated as an SPI slave.

⁽⁶⁾ Controlled by SMCLKOFF

⁽⁷⁾ Using the RAM Controller, the RAM can be completely powered down to save leakage; however, all data is lost.

⁽⁸⁾ Activated SVS (SVSHE = 1) results in higher current consumption. SVS not included in typical current consumption.

⁽⁹⁾ SVSHE = 1

⁽¹⁰⁾ SVSHE = 0



6.3.1 Peripherals in LPM3 and LPM4

Most peripherals can be activated to be operational in LPM3 if clocked by ACLK. Some modules are even operational in LPM4 because they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or LPM4 increases the current consumption due to its active supply current contribution but also due to an additional idle current. To limit the idle current adder certain peripherals are group together. To achieve optimal current consumption try to use modules within one group and to limit the number of groups with active modules. The grouping is shown in Table 6-2. Modules not listed there are either already included in the standard LPM3 current consumption specifications or cannot be used in LPM3 or LPM4.

The idle current adder is very small at room temperature (25°C) but increases at high temperatures (85°C). Refer to the I_{IDLE} current parameters in Section 5.7 for details.

Table 6-2. Peripheral Groups

GROUP A	GROUP B	GROUP C	GROUP D
Timer TA0	Timer TA1	Timer TA2	Timer TA3
Comparator	Extended Scan Interface (ESI)	Timer B0	LCD_C
ADC12_B		eUSCI_A0	eUSCI_A1
REF_A		eUSCI_B0	
		eUSCI_B1	



6.4 Interrupt Vector Table and Signatures

The interrupt vectors, the power-up start address, and signatures are located in the address range 0FFFFh to 0FF80h. Table 6-3 summarizes the content of this address range.

The power-up start address or reset vector is located at 0FFFFh to 0FFFEh. It contains the 16-bit address pointing to the start address of the application program.

The interrupt vectors start at 0FFFDh extending to lower addresses. Each vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

The vectors programmed into the address range from 0FFFh to 0FFE0h are used as BSL password (if enabled by the corresponding signature)

The signatures are located at 0FF80h extending to higher addresses. Signatures are evaluated during device start-up. Starting from address 0FF88h extending to higher addresses a JTAG password can programmed. The password can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for the password.

Refer to the chapter "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" in the MSP430FR58xx, MSP430FR68xx, MSP430FR69xx Family User's Guide (SLAU367) for details.

Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up, Brownout, Supply Supervisor External Reset RST Watchdog Time-out (Watchdog mode) WDT, FRCTL MPU, CS, PMM Password Violation FRAM uncorrectable bit error detection MPU segment violation FRAM access time error Software POR, BOR	SVSHIFG PMMRSTIFG WDTIFG WDTIFG WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW UBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG ACCTEIFG PMMPORIFG, PMMBORIFG (SYSRSTIV) (1) (2)	Reset	0FFFEh	highest
System NMI Vacant Memory Access JTAG Mailbox FRAM bit error detection MPU segment violation	VMAIFG JMBNIFG, JMBOUTIFG CBDIFG, UBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG (SYSSNIV) (1) (3)	(Non)maskable	0FFFCh	
User NMI External NMI Oscillator Fault	NMIIFG, OFIFG (SYSUNIV) (1) (3)	(Non)maskable	0FFFAh	
Comparator_E	Comparator_E interrupt flags (CEIV) (1)	Maskable	0FFF8h	
Timer_B TB0	TB0CCR0.CCIFG	Maskable	0FFF6h	
Timer_B TB0	TB0CCR1.CCIFG to TB0CCR6.CCIFG, TB0CTL.TBIFG (TB0IV) ⁽¹⁾	Maskable	0FFF4h	
Watchdog Timer (Interval Timer Mode)	WDTIFG	Maskable	0FFF2h	
Extended Scan IF	ESIIFG0ESIIFG8 (ESIIV) ⁽¹⁾	Maskable	0FFF0h	

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space

^{(3) (}Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.



Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures (continued)

INTERPLIET SOURCE INTERPLIET ELAC SYSTEM WORD				
INTERRUPT SOURCE	INTERRUPT FLAG	INTERRUPT	ADDRESS	PRIORITY
eUSCI_A0 Receive or Transmit	UCA0IFG: UCRXIFG, UCTXIFG (SPI mode) UCA0IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA0IV) ⁽¹⁾	Maskable	0FFEEh	
eUSCI_B0 Receive or Transmit	UCB0IFG: UCRXIFG, UCTXIFG (SPI mode) UCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I ² C mode) (UCB0IV) ⁽¹⁾	Maskable	0FFECh	
ADC12_B	ADC12IFG0 to ADC12IFG31 ADC12LOIFG, ADC12INIFG, ADC12HIIFG, ADC12RDYIFG, ADC12OVIFG, ADC12TOVIFG (ADC12IV) ⁽¹⁾	Maskable	0FFEAh	
Timer_A TA0	TA0CCR0.CCIFG	Maskable	0FFE8h	
Timer_A TA0	TA0CCR1.CCIFG to TA0CCR2.CCIFG, TA0CTL.TAIFG (TA0IV) ⁽¹⁾	Maskable	0FFE6h	
eUSCI_A1 Receive or Transmit	UCA1IFG:UCRXIFG, UCTXIFG (SPI mode) UCA1IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA1IV) ⁽¹⁾	Maskable	0FFE4h	
eUSCI_B1 Receive or Transmit)	UCB1IFG: UCRXIFG, UCTXIFG (SPI mode) UCB1IFG: UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I ² C mode) (UCB1IV) ⁽¹⁾	Maskable	0FFE2h	
DMA	DMA0CTL.DMAIFG, DMA1CTL.DMAIFG, DMA2CTL.DMAIFG (DMAIV) ⁽¹⁾	Maskable	0FFE0h	
Timer_A TA1	TA1CCR0.CCIFG	Maskable	0FFDEh	
Timer_A TA1	TA1CCR1.CCIFG to TA1CCR2.CCIFG, TA1CTL.TAIFG (TA1IV) ⁽¹⁾	Maskable	0FFDCh	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾	Maskable	0FFDAh	
Timer_A TA2	TA2CCR0.CCIFG	Maskable	0FFD8h	
Timer_A TA2	TA2CCR1.CCIFG TA2CTL.TAIFG (TA2IV) ⁽¹⁾	Maskable	0FFD6h	
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾	Maskable	0FFD4h	
Timer_A TA3	TA3CCR0.CCIFG	Maskable	0FFD2h	
Timer_A TA3	TA3CCR1.CCIFG TA3CTL.TAIFG (TA3IV) ⁽¹⁾	Maskable	0FFD0h	
I/O Port P3	P3IFG.0 to P3IFG.7 (P3IV) ⁽¹⁾	Maskable	0FFCEh	
I/O Port P4	P4IFG.0 to P4IFG.7 (P4IV) ⁽¹⁾	Maskable	0FFCCh	
LCD_C (Reserved on MSP430FR5xxx)	LCD_C Interrupt Flags (LCDCIV) (1)	Maskable	0FFCAh	
RTC_C	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG, RTCOFIFG (RTCIV) ⁽¹⁾	Maskable	0FFC8h	
AES	AESRDYIFG	Maskable	0FFC6h	lowest

SLAS789B - JUNE 2014-REVISED MARCH 2015 www.ti.com

Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
			0FFC4h	
Reserved	Reserved (4)		:	
			0FF8Ch	
Signatures ⁽⁵⁾	IP Encapsulation Signature2 (4)		0FF8Ah	
	IP Encapsulation Signature1 (4) (6)		0FF88h	
	BSL Signature2		0FF86h	
	BSL Signature1		0FF84h	
	JTAG Signature2		0FF82h	
	JTAG Signature1		0FF80h	

May contain a JTAG password required to enable JTAG access to the device.

Signatures are evaluated during device start-up. See the "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" chapter in the MSP430FR58xx, MSP430FR69xx, MSP430FR69xx Family User's Guide (SLAU367) for details. (5)

Must not contain 0AAAAh if used as JTAG password and IP encapsulation functionality is not desired.



6.5 Bootstrap Loader (BSL)

The BSL enables programming of the FRAM or RAM using a UART serial interface (FRxxxx devices) or an I^2C interface (FRxxxx1 devices). Access to the device memory via the BSL is protected by an user-defined password. Use of the BSL requires four pins as shown in Table 6-4. BSL entry requires a specific entry sequence on the $\overline{RST}/NMI/SBWTDIO$ and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see the MSP430 Memory Programming User's Guide (SLAU265).

DEVICE SIGNAL BSL FUNCTION RST/NMI/SBWTDIO Entry sequence signal TEST/SBWTCK Entry sequence signal P2.0 Devices with UART BSL (FRxxxx): Data transmit Devices with UART BSL (FRxxxx): Data receive P2.1 P1.6 Devices with I²C BSL (FRxxxx1): Data P1.7 Devices with I²C BSL (FRxxxx1): Clock VCC Power supply VSS Ground supply

Table 6-4. BSL Pin Requirements and Functions

6.6 JTAG Operation

6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 6-5. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278).

	•	
DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS		Ground supply

Table 6-5. JTAG Pin Requirements and Functions

6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 6-6. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278).

Table 6-6. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
VSS		Ground supply

6.7 FRAM

The FRAM can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- Ultra-low-power ultra-fast write nonvolatile memory
- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

NOTE

Wait States

For MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the "FRAM Controller (FRCTRL)" chapter, section "Wait State Control" of the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide (SLAU367).

For important software design information regarding FRAM including but not limited to partitioning the memory layout according to application-specific code, constant, and data space requirements, the use of FRAM to optimize application energy consumption, and the use of the memory protection unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses, see the application report *MSP430*TM *FRAM Technology – How To and Best Practices* (SLAA628).

6.8 RAM

The RAM is made up of one sector. The sector can be completely powered down in LPM3 and LPM4 to save leakage; however, all data is lost during shutdown.

6.9 Tiny RAM

The Tiny RAM can be used to hold data or a very small stack if the complete RAM is powered down in LPM3 and LPM4.

6.10 Memory Protection Unit Including IP Encapsulation

The FRAM can be protected from inadvertent CPU execution, read or write access by the MPU. Features of the MPU include:

- IP Encapsulation with programmable boundaries (prevents reads from "outside" like JTAG or non-IP software) in steps of 1KB.
- Main memory partitioning programmable up to three segments in steps of 1KB.
- The access rights of each segment (main and information memory) can be individually selected.
- Access violation flags with interrupt capability for easy servicing of access violations.



6.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430FR58xx, MSP430FR69xx Family User's Guide (SLAU367).

6.11.1 Digital I/O

Up to eleven 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wakeup input capability is available for all pins of ports P1, P2, P3, and P4.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive Touch functionality is supported on all pins of ports P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, and PJ.
- No cross-currents during start-up.

NOTE

Configuration of Digital I/Os After BOR Reset

To prevent any cross-currents during start-up of the device all port pins are high-impedance with Schmitt triggers and their module functions disabled. To enable the I/O functionality after a BOR reset the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details refer to the "Digital I/O" chapter, section "Configuration After Reset" in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide (SLAU367).

6.11.2 Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch crystal oscillator XT1 (LF), an internal very-low-power low-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2 (HF). The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external low frequency (<50 kHz) clock source.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal (HFXT2), the internal digitally-controlled oscillator DCO, a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external clock source.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to MCLK.

6.11.3 Power Management Module (PMM)

The primary functions of the PMM are:

- Supply regulated voltages to the core logic
- Supervise voltages that are connected to the device (at DVCC pins)
- Give reset signals to the device during power-on and power-off



6.11.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

6.11.5 Real-Time Clock (RTC_C)

The RTC C module contains an integrated real-time clock (RTC) with the following features implemented:

- · Calendar mode with leap year correction.
- General-purpose counter mode.

The internal calendar compensates months with less than 31 days and includes leap year correction. The RTC_C also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 modes to minimize power consumption.

6.11.6 Watchdog Timer (WDT_A)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

NOTE

In watchdog mode the watchdog timer WDT prevents entry into LPM3.5 or LPM4.5 because this would deactivate the watchdog.

WDTSSELx	Normal Operation (watchdog and interval timer mode)
00	SMCLK
01	ACLK
10	VLOCLK
11	LFMODCLK

Table 6-7. WDT A Clocks

6.11.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 6-8. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RSTIFG RST/NMI (BOR)	04h	
		PMMSWBOR software BOR (BOR)	06h	
		LPMx.5 wakeup (BOR)	08h	
		Security violation (BOR)	0Ah	
		Reserved	0Ch	



Table 6-8. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
		SVSHIFG SVSH event (BOR)	0Eh	
		Reserved	10h	
		Reserved	12h	
		PMMSWPOR software POR (POR)	14h	
		WDTIFG watchdog time-out (PUC)	16h	
		WDTPW password violation (PUC)		
		FRCTLPW password violation (PUC)	1Ah	
		Uncorrectable FRAM bit error detection (PUC)	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMMPW PMM password violation (PUC)	20h	
		MPUPW MPU password violation (PUC)	22h	
		CSPW CS password violation (PUC)	24h	
		MPUSEGPIFG encapsulated IP memory segment violation (PUC)	26h	
		MPUSEGIIFG information memory segment violation (PUC)	28h	
		MPUSEG1IFG segment 1 memory violation (PUC)	2Ah	
	MPUSEG2IFG segment 2 memory violation		2Ch	
		MPUSEG3IFG sgement 3 memory violation (PUC)	2Eh	
		ACCTEIFG access time error (PUC) ⁽¹⁾	30h	
		Reserved	32h to 3Eh	Lowest
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		Reserved	02h	Highest
		Uncorrectable FRAM bit error detection	04h	
		Reserved	06h	
		MPUSEGPIFG encapsulated IP memory segment violation	08h	
		MPUSEGIIFG information memory segment violation	0Ah	
		MPUSEG1IFG segment 1 memory violation	0Ch	
		MPUSEG2IFG segment 2 memory violation	0Eh	
		MPUSEG3IFG segment 3 memory violation	10h	
		VMAIFG Vacant memory access	12h	
		JMBINIFG JTAG mailbox input	14h	
		JMBOUTIFG JTAG mailbox output	16h	
		Correctable FRAM bit error detection	18h	
		Reserved	1Ah to 1Eh	Lowest
SYSUNIV, User NMI	019Ah	No interrupt pending	00h	
		NMIFG NMI pin	02h	Highest
		OFIFG oscillator fault	04h	
		Reserved	06h	
		Reserved	08h	
		Reserved	0Ah to 1Eh	Lowest

⁽¹⁾ Indicates incorrect wait state settings.



6.11.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 6-9. DMA Trigger Assignments⁽¹⁾

Trigger	Channel 0	Channel 1	Channel 2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TA2 CCR0 CCIFG	TA2 CCR0 CCIFG	TA2 CCR0 CCIFG
6	TA3 CCR0 CCIFG	TA3 CCR0 CCIFG	TA3 CCR0 CCIFG
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	AES Trigger 0	AES Trigger 0	AES Trigger 0
12	AES Trigger 1	AES Trigger 1	AES Trigger 1
13	AES Trigger 2	AES Trigger 2	AES Trigger 2
14	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG
15	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
16	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
17	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
18	UCB0RXIFG (SPI) UCB0RXIFG0 (I ² C)	UCB0RXIFG (SPI) UCB0RXIFG0 (I ² C)	UCB0RXIFG (SPI) UCB0RXIFG0 (I ² C)
19	UCB0TXIFG (SPI) UCB0TXIFG0 (I ² C)	UCB0TXIFG (SPI) UCB0TXIFG0 (I ² C)	UCB0TXIFG (SPI) UCB0TXIFG0 (I ² C)
20	UCB0RXIFG1 (I ² C)	UCB0RXIFG1 (I ² C)	UCB0RXIFG1 (I ² C)
21	UCB0TXIFG1 (I ² C)	UCB0TXIFG1 (I ² C)	UCB0TXIFG1 (I ² C)
22	UCB0RXIFG2 (I ² C)	UCB0RXIFG2 (I ² C)	UCB0RXIFG2 (I ² C)
23	UCB0TXIFG2 (I ² C)	UCB0TXIFG2 (I ² C)	UCB0TXIFG2 (I ² C)
24	UCB1RXIFG (SPI) UCB1RXIFG0 (I ² C)	UCB1RXIFG (SPI) UCB1RXIFG0 (I ² C)	UCB1RXIFG (SPI) UCB1RXIFG0 (I ² C)
25	UCB1TXIFG (SPI) UCB1TXIFG0 (I ² C)	UCB1TXIFG (SPI) UCB1TXIFG0 (I ² C)	UCB1TXIFG (SPI) UCB1TXIFG0 (I ² C)
26	ADC12 end of conversion	ADC12 end of conversion	ADC12 end of conversion
27	Reserved	Reserved	Reserved
28	ESI	ESI	ESI
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

⁽¹⁾ If a reserved trigger source is selected, no trigger is generated.



6.11.9 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.

The eUSCI_Bn module provides support for SPI (3 pin or 4 pin) and I²C.

Two eUSCI_A modules and one or two eUSCI_B module are implemented.

6.11.10 Extended Scan Interface (ESI)

The ESI peripheral automatically scans sensors and measures linear or rotational motion with the lowest possible power consumption. The ESI incorporates a $V_{CC}/2$ generator, a comparator, and a 12-bit DAC and supports up to four sensors.

6.11.11 Timer_A TA0, Timer_A TA1

TA0 and TA1 are 16-bit timers/counters (Timer_A type) with three capture/compare registers each. Each timer can support multiple capture/compares, PWM outputs, and interval timing. TA0 and TA1 have extensive interrupt capabilities. Interrupts can be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-10. Timer A TA0 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN	
P1.2 or P6.7 or P7.0	TA0CLK	TACLK					
	ACLK (internal)	ACLK	Timer	N/A	N/A		
	SMCLK (internal)	SMCLK	rimer	IN/A			
P1.2 or P6.7 or P7.0	TA0CLK	INCLK					
P1.5	TA0.0	CCI0A				P1.5	
P7.1 or P10.1	TA0.0	CCI0B	CCR0	TA0	TA0.0	P7.1	
	DV_SS	GND	CCRU	TAU		P10.1	
	DV_CC	V_{CC}					
P1.0 or P1.6 or	TA0.1	CCI1A				P1.0	
P7.2 or P7.6	170.1	CCITA				P1.6	
	COUT (internal)	CCI1B	CCR1	TA1	TA0.1	P7.2	
	COOT (Internal)	CCITB	CORT	CORT	IAI	140.1	P7.6
	DV_SS	GND				ADC12 (internal)	
	DV_CC	V _{CC}				$ADC12SHSx = \{1\}$	
P1.1 or P1.7 or P7.3 or P7.5	TA0.2	CCI2A			TA0.2	P1.1	
	ACLK (internal)	CCI2B	CCR2	TA2		P1.7	
	DV _{SS}	GND				P7.3	
	DV _{CC}	V _{CC}				P7.5	



Table 6-11. Timer_A TA1 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN
P1.1 or P4.4 or P5.2	TA1CLK	TACLK	Times N/A	N/A		
	ACLK (internal)	ACLK			N/A	
	SMCLK (internal)	SMCLK	Timer		IN/A	
P1.1 or P4.4 or P5.2	TA1CLK	INCLK				
P1.4 or P4.5	TA1.0	CCI0A		TAO	TA1.0	P1.4
P5.2 or P10.2	TA1.0	CCI0B	CCR0			P4.5
	DV _{SS}	GND	CCRU	TAU		P5.2
	DV _{CC}	V _{cc}				P10.2
P1.2 or P3.3 or	TA1.1	CCI1A				P1.2
P4.6 or P5.0	IAI.I	CCHA				P4.6
	COLIT (internal)	CCI1B	CCR1	TA1	TA1.1	P3.3
	COUT (internal)	CCHB	CCRT	IAI	IAI.I	P5.0
	DV _{SS}	GND				ADC12 (internal)
	DV _{CC}	V _{CC}				$ADC12SHSx = \{4\}$
P1.3 or P4.7 or P5.1 or P7.7	TA1.2	CCI2A				P1.3
	ACLK (internal)	CCI2B	CCR2	TA2	TA1.2	P4.7
	DV _{SS}	GND				P5.1
	DV _{CC}	V _{CC}				P7.7

6.11.12 Timer_A TA2

TA2 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers each and with internal connections only. The timer can support multiple capture/compares, PWM outputs, and interval timing. TA2 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-12. Timer_A TA2 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
COUT (internal)	TACLK			
ACLK (internal)	ACLK			
SMCLK (internal)	SMCLK	Timer	N/A	
from Capacitive Touch IO 0 (internal)	INCLK			
TA3 CCR0 output (internal)	CCI0A			TA3 CCI0A input
ACLK (internal)	CCI0B	CCR0	TA0	
DV _{SS}	GND			
DV _{CC}	V _{CC}			
from Capacitive Touch IO 0 (internal)	CCI1A			ADC12 (internal) ADC12SHSx = {5}
COUT (internal)	CCI1B	CCR1	TA1	
DV _{SS}	GND			
DV _{CC}	V _{CC}			



6.11.13 Timer_A TA3

TA3 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers each and with internal connections only. The timer can support multiple capture/compares, PWM outputs, and interval timing. TA3 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-13. Timer_A TA3 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
COUT (internal)	TACLK			
ACLK (internal)	ACLK			
SMCLK (internal)	SMCLK	Timer	N/A	
from Capacitive Touch IO 1 (internal)	INCLK			
TA2 CCR0 output (internal)	CCI0A			TA2 CCI0A input
ACLK (internal)	CCI0B	CCR0	TA0	
DV_SS	GND			
DV_CC	V_{CC}			
from Capacitive Touch IO 1 (internal)	CCI1A			ADC12 (internal) ADC12SHSx = {6}
COUT (internal)	CCI1B	CCR1	TA1	
DV _{SS}	GND			
DV _{CC}	V _{CC}			
DV _{SS}	CCI2A			
ESIO0 (internal)	CCI2B	CCB2	TAO	
DV_SS	GND	CCR2	IAZ	
DV _{CC}	V_{CC}			
DV_SS	CCI3A			
ESIO1 (internal)	CCI3B	CCB3	TA2	
DV _{SS}	GND	CONS	IAS	
DV _{CC}	V _{CC}			
DV _{SS}	CCI4A			
ESIO2 (internal)	CCI4B	CCR4	TA4	
DV _{SS}	GND	CCR4	174	
DV _{CC}	V_{CC}			



6.11.14 Timer_B TB0

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers each. It can support multiple capture/compares, PWM outputs, and interval timing. It has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-14. Timer_B TB0 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN		
P2.0 or P3.3 or P5.7	TB0CLK	TBCLK						
	ACLK (internal)	ACLK	T '	N1/A	N1/A			
	SMCLK (internal)	SMCLK	Timer	N/A	N/A			
P2.0 or P3.3 or P5.7	TB0CLK	INCLK						
P3.4	TB0.0	CCI0A				P3.4		
P6.4	TB0.0	CCI0B			TB0.0	P6.4		
	DV _{SS}	GND	CCR0	TB0		ADC12 (internal) ADC12SHSx = {2}		
	DV _{CC}	V _{CC}						
P3.5 or P6.5	TB0.1	CCI1A				P3.5		
	COUT (internal)	CCI1B						P6.5
	DV _{SS}	GND	CCR1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}		
	DV _{CC}	V _{cc}						
P3.6 or P6.6	TB0.2	CCI2A				P3.6		
	ACLK (internal)	CCI2B	CCR2	TB2	TB0.2	P6.6		
	DV _{SS}	GND	CCRZ	102	160.2			
	DV _{CC}	V _{CC}						
P2.4	TB0.3	CCI3A				P2.4		
P3.7	TB0.3	CCI3B	CCR3	TB3	TB0.3	P3.7		
	DV _{SS}	GND	CONS	103	100.5			
	DV _{CC}	V _{CC}						
P2.5	TB0.4	CCI4A				P2.5		
P2.2	TB0.4	CCI4B	CCR4	TB4	TB0.4	P2.2		
	DV _{SS}	GND	CCK4	104	160.4			
	DV _{CC}	V _{CC}						
P2.6	TB0.5	CCI5A				P2.6		
P2.1	TB0.5	CCI5B	CCR5	TB5	TRO 5	P2.1		
	DV _{SS}	GND	CCRS	100	TB0.5			
	DV _{CC}	V _{CC}						
P2.7	TB0.6	CCI6A				P2.7		
P2.0	TB0.6	CCI6B	CCR6	TB6 TB0.6		P2.0		
	DV _{SS}	GND	CONU	1 00	150.0			
	DV _{CC}	V _{CC}						



6.11.15 ADC12_B

The ADC12_B module supports fast 12-bit analog-to-digital conversions with differential and single-ended inputs. The module implements a 12-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with three window comparator interrupt flags.

The external trigger sources available are summarized in Table 6-15.

The available multiplexing between internal and external analog inputs is listed in Table 6-16.

ADC12SHSx **CONNECTED TRIGGER** SOURCE **BINARY DECIMAL** Software (ADC12SC) 000 0 001 1 Timer_A TA0 CCR1 output 010 2 Timer_B TB0 CCR0 output 011 3 Timer_B TB0 CCR1 output 100 4 Timer A TA1 CCR1 output 101 5 Timer_A TA2 CCR1 output 110 6 Timer_A TA3 CCR1 output 111 7 Reserved (DVSS)

Table 6-15. ADC12_B Trigger Signal Connections

Table 6-16. ADC12_B External and Internal Signal Mapping

CONTROL BIT	EXTERNAL (CONTROL BIT = 0)	INTERNAL (CONTROL BIT = 1)
ADC12BATMAP	A31	Battery Monitor
ADC12TCMAP	A30	Temperature Sensor
ADC12CH0MAP	A29	N/A ⁽¹⁾
ADC12CH1MAP	A28	N/A ⁽¹⁾
ADC12CH2MAP	A27	N/A ⁽¹⁾
ADC12CH3MAP	A26	N/A ⁽¹⁾

⁽¹⁾ N/A = No internal signal available on this device.

6.11.16 Comparator E

The primary function of the Comparator_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

6.11.17 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 signature is based on the CRC-CCITT standard.

6.11.18 CRC32

The CRC32 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC32 signature is based on the ISO 3309 standard.

6.11.19 AES256 Accelerator

The AES accelerator module performs encryption and decryption of 128-bit data with 128-bit, 192-bit or 256-bit keys according to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware.

www.ti.com

6.11.20 True Random Seed

The Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

6.11.21 Shared Reference (REF_A)

The reference module (REF_A) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

6.11.22 LCD C

The LCD_C driver generates the segment and common signals required to drive a liquid crystal display (LCD). The LCD_C controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, and 2-mux up to 8-mux LCDs are supported. The module can provide a LCD voltage independent of the supply voltage with its integrated charge pump. It is possible to control the level of the LCD voltage and thus contrast by software. The module also provides an automatic blinking capability for individual segments in static, 2-mux, 3-mux, and 4-mux modes.

6.11.23 Embedded Emulation

6.11.23.1 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM that is implemented on all devices has the following features:

- · Three hardware triggers or breakpoints on memory access
- · One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

6.11.23.2 EnergyTrace++™ Technology

The devices implement circuitry to support EnergyTrace++ technology. The EnergyTrace++ technology allows you to observe information about the internal states of the microcontroller. These states include the CPU Program Counter (PC), the ON or OFF status of the peripherals and the system clocks (regardless of the clock source), and the low-power mode currently in use. These states can always be read by a debug tool, even when the microcontroller sleeps in LPMx.5 modes.

The activity of the following modules can be observed:

- MPY is calculating.
- WDT is counting.
- · RTC is counting.
- ADC: a sequence, sample, or conversion is active.
- REF: REFBG or REFGEN active and BG in static mode.
- COMP is on.
- AES is encrypting or decrypting.
- eUSCI_A0 is transferring (receiving or transmitting) data.
- eUSCI_A1 is transferring (receiving or transmitting) data.
- eUSCI_B0 is transferring (receiving or transmitting) data.
- eUSCI_B1 is transferring (receiving or transmitting) data.
- TB0 is counting.
- TA0 is counting.



- TA1 is counting.
- · TA2 is counting.
- · TA3 is counting.
- LCD: timing generator is active.
- ESI:
 - ESI is active using LF clock source
 - ESI is active using HF clock source


6.11.24 Input/Output Schematics

6.11.24.1 Digital I/O Functionality Port P1, P2, P3, P4, P5, P6, P7, P8, P9, and P10

The port pins provide the following features:

- Interrupt and wakeup from LPMx.5 capability for ports P1, P2, P3, and P4
- Capacitive touch functionality (see Section 6.11.24.2)
- · Up to three digital module input or output functions
- LCD segment functionality (not all pins, package dependent)

Figure 6-1 shows the features and the corresponding control logic (not including the capacitive touch logic). It is applicable for all port pins P1.0 through P10.2 unless a dedicated schematic is available in the following sections. The module functions provided per pin and whether the direction is controlled by the module or by the port direction register for the selected secondary function are described in the pin function tables.



- A. The inputs from several pins toward a module are ORed together.
- B. The direction is controlled either by the connected module or by the corresponding PxDIR.y bit. Refer to the pin function tables.

NOTE: Functional representation only.

Figure 6-1. General Port Pin Schematic



6.11.24.2 Capacitive Touch Functionality Port P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, and PJ

Figure 6-2 shows the Capacitive Touch functionality that all port pins provide. The Capacitive Touch functionality is controlled using the Capacitive Touch IO control registers CAPTIO0CTL and CAPTIO1CTL as described in the *MSP430FR58xx Family User's Guide*(<u>SLAU367</u>). The Capacitive Touch functionality is not shown in the other pin schematics.





Figure 6-2. Capacitive Touch IO Functionality



6.11.24.3 Port P1, P1.0 to P1.3, Input/Output With Schmitt Trigger



A. The inputs from several pins toward a module are ORed together.

NOTE: Functional representation only.



Table 6-17. Port P1 (P1.0 to P1.3) Pin Functions

DIN MANE (D4)		FUNCTION	CONTRO	L BITS AND SI	GNALS (1)
PIN NAME (P1.x)	Х	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x
P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/	0	P1.0 (I/O)	I: 0; O: 1	0	0
VREF-/VeREF-		TA0.CCI1A	0	0	4
		TA0.1	1	0	1
		DMAE0	0	1	0
		RTCCLK ⁽²⁾	1]	0
		A0, C0, VREF-, VeREF- (3) (4)	X	1	1
P1.1/TA0.2/TA1CLK/COUT/A1/C1/	1	P1.1 (I/O)	I: 0; O: 1	0	0
VREF+/VeREF+		TA0.CCI2A	0	0	4
		TA0.2	1	0	1
		TA1CLK	0	_	
		COUT ⁽⁵⁾	1	1	0
		A1, C1, VREF+, VeREF+ (3) (4)	X	1	1
P1.2/TA1.1/TA0CLK/COUT/A2/C2	2	P1.2 (I/O)	I: 0; O: 1	0	0
		TA1.CCI1A	0	0	4
		TA1.1	1	0	1
		TA0CLK	0	4	0
		COUT ⁽⁶⁾	1	1	0
		A2, C2 ^{(3) (4)}	X	1	1
P1.3/TA1.2/ESITEST4/A3/C3	3	P1.3 (I/O)	I: 0; O: 1	0	0
		TA1.CCI2A	0	0	4
		TA1.2	1	0	1
		N/A	0	4	0
		ESITEST4	1	1	0
		A3, C3 ⁽³⁾ ⁽⁴⁾	Х	1	1

⁽¹⁾ X = Don't care

- (5) NOTE: Do not use this pin as COUT output if the TA1CLK functionality is used on any other pin. Select an alternative COUT output pin.
- (6) NOTE: Do not use this pin as COUT output if the TAOCLK functionality is used on any other pin. Select an alternative COUT output pin.

⁽²⁾ NOTE: Do not use this pin as RTCCLK output if the DMAE0 functionality is used on any other pin. Select an alternative RTCCLK output pin.

⁽³⁾ Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽⁴⁾ Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.



6.11.24.4 Port P1, P1.4 to P1.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-18. Port P1 (P1.4 to P1.7) Pin Functions

DINI NAME (D4 v)		FUNCTION	CO	NTROL BITS	AND SIGNALS	ALS (1)	
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x	LCDSz	
P1.4/UCB0CLK/UCA0STE/TA1.0/Sz	4	P1.4 (I/O)	I: 0; O: 1	0	0	0	
		UCB0CLK	X ⁽²⁾	0	1	0	
		UCA0STE	X (3)	1	0	0	
		TA1.CCI0A	0	1	1	0	
		TA1.0	1	'	'	U	
		Sz ⁽⁴⁾	Х	Х	X	1	
P1.5/UCB0STE/UCA0CLK/TA0.0/Sz	5	P1.5 (I/O)	I: 0; O: 1	0	0	0	
		UCB0STE	X ⁽²⁾	0	1	0	
		UCA0CLK	X ⁽³⁾	1	0	0	
		TA0.CCI0A	0	- 1	1	0	
		TA0.0	1			U	
		Sz ⁽⁴⁾	Х	Х	X	1	
P1.6/UCB0SIMO/UCB0SDA/TA0.1/	6	P1.6 (I/O)	I: 0; O: 1	0	0	0	
Sz		UCB0SIMO/UCB0SDA	X ⁽²⁾	0	1	0	
		N/A	0	1	0	0	
		Internally tied to DVSS	1		0	0	
		TA0.CCI1A	0	1	1	0	
		TA0.1	1	ı	ı	U	
		Sz ⁽⁴⁾	X	X	X	1	
P1.7/UCB0SOMI/UCB0SCL/TA0.2/	7	P1.7 (I/O)	I: 0; O: 1	0	0	0	
Sz		UCB0SOMI/UCB0SCL	X ⁽²⁾	0	1	0	
		N/A	0	4	0	0	
		Internally tied to DVSS	1	1	0	0	
		TA0.CCI2A	0	4	4	0	
		TA0.2	1	1	1	0	
		Sz ⁽⁴⁾	Х	Х	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_B0 module.

⁽³⁾ Direction controlled by eUSCI_A0 module.

⁽⁴⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.5 Port P2, P2.0 to P2.3, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-19. Port P2 (P2.0 to P2.3) Pin Functions


DIN MANE (DO -)		FUNCTION	СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x	LCDSz
P2.0/UCA0SIMO/UCA0TXD/TB0.6/	0	P2.0 (I/O)	I: 0; O: 1	0	0	0
TB0CLK/Sz		UCA0SIMO/UCA0TXD	X ⁽²⁾	0	1	0
		TB0.CCI6B	0	4	0	0
		TB0.6	1	1	0	0
		TB0CLK	0	1	1	0
		Internally tied to DVSS	1		'	U
		Sz ⁽³⁾	X	Х	Х	1
P2.1/UCA0SOMI/UCA0RXD/TB0.5/	1	P2.1 (I/O)	I: 0; O: 1	0	0	0
DMAE0/Sz		UCA0SOMI/UCA0RXD	X ⁽²⁾	0	1	0
		TB0.CCI5B	0	4	0	0
		TB0.5	1	1	0	0
		DMA0E	0	1	1	0
		Internally tied to DVSS	1			
		Sz ⁽³⁾	X	Х	Х	1
P2.2/UCA0CLK/TB0.4/RTCCLK/Sz	2	P2.2 (I/O)	I: 0; O: 1	0	0	0
		UCA0CLK	X ⁽²⁾	0	1	0
		TB0.CCI4B	0		0	0
		TB0.4	1	1	0	0
		N/A	0	4	4	0
		RTCCLK	1	1	1	0
		Sz ⁽³⁾	X	Х	Х	1
P2.3/UCA0STE/TB0OUTH/Sz	3	P2.3 (I/O)	I: 0; O: 1	0	0	0
		UCA0STE	X ⁽²⁾	0	1	0
		TB0OUTH	0	4	0	0
		Internally tied to DVSS	1	1	0	0
		N/A	0		1	0
		Internally tied to DVSS	1	1		
		Sz ⁽³⁾	Х	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_A0 module.

⁽³⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

6.11.24.6 Port P2, P2.4 to P2.7, Input/Output With Schmitt Trigger



A. The inputs from several pins toward a module are ORed together.

NOTE: Functional representation only.



Table 6-20. Port P2 (P2.4 to P2.7) Pin Functions

DIV NAME (DO)			СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x	LCDSz
P2.4/TB0.3/COM4/Sz	4	P2.4 (I/O)	I: 0; O: 1	0	0	0
		TB0.CCI3A	0	0	,	0
		TB0.3	1	0	1	0
		N/A	0	4		0
		Internally tied to DVSS	1	1	0	0
		COM4	Х	1	1	0
		Sz ⁽²⁾	Х	Х	Х	1
P2.5/TB0.4/COM5/Sz	5	P2.5 (I/O)	I: 0; O: 1	0	0	0
		TB0.CCI4A	0	0	4	0
		TB0.4	1	0	1	0
		N/A	0	4	0	0
		Internally tied to DVSS	1	1	0	0
		COM5	Х	1	1	0
		Sz ⁽²⁾	Х	Х	Х	1
P2.6/TB0.5/ESIC1OUT/COM6/Sx	6	P2.6 (I/O)	I: 0; O: 1	0	0	0
		TB0.CCI5A	0	0	1	0
		TB0.5	1			0
		N/A	0	4	0	0
		ESIC1OUT	1	1	0	0
		COM6	Х	1	1	0
		Sz ⁽²⁾	Х	Х	Х	1
P2.7/TB0.6/ESIC2OUT/COM7/Sx	7	P2.7 (I/O)	I: 0; O: 1	0	0	0
		TB0.CCI6A	0			_
		TB0.6	1	0	1	0
		N/A	0	4	0	0
		ESIC2OUT	1	1	0	0
		COM7	Х	1	1	0
		Sz ⁽²⁾	Х	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.7 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-21. Port P3 (P3.0 to P3.3) Pin Functions

DIM MANE (Do.)		FUNCTION	СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾	
PIN NAME (P3.x)	Х	FUNCTION	P3DIR.x	P3SEL1.x	P3SEL0.x	LCDSz	
P3.0/UCB1CLK/Sz	0	P3.0 (I/O)	I: 0; O: 1	0	0	0	
		UCB1CLK	X ⁽²⁾	0	1	0	
		N/A	0	4	0	0	
		Internally tied to DVSS	1	1	U	U	
		N/A	0	1		0	
		Internally tied to DVSS	1		1	U	
		Sz ⁽³⁾	X	X	X	1	
P3.1/UCB1SIMO/UCB1SDA/Sz	1	P3.1 (I/O)	l: 0; O: 1	0	0	0	
		UCB1SIMO/UCB1SDA	X ⁽²⁾	0	1	0	
		N/A	0	4	0	0	
		Internally tied to DVSS	1	1	0	0	
		N/A	0	4	1	0	
		Internally tied to DVSS	1	1		0	
		Sz ⁽³⁾	X	Х	Х	1	
P3.2/UCB1SOMI/UCB1SCL/Sz	2	P3.2 (I/O)	I: 0; O: 1	0	0	0	
		UCB1SOMI/UCB1SCL	X ⁽²⁾	0	1	0	
		N/A	0	4	0	•	
		Internally tied to DVSS	1	1		0	
			0			4	0
			1	1	1	0	
		Sz ⁽³⁾	X	Х	Х	1	
P3.3/TA1.1/TB0CLK/Sz	3	P3.3 (I/O)	I: 0; O: 1	0	0	0	
		N/A	0	0	4	0	
		Internally tied to DVSS	1	0	1	0	
		TA1.CCI1A	0	1 1	0	0	
		TA1.1	1		0	0	
		TB0CLK	0		1	0	
		Internally tied to DVSS	1			0	
		Sz ⁽³⁾	Х	Х	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_B1 module.

⁽³⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



Table 6-22. Port P3 (P3.4 to P3.7) Pin Functions

DIN NAME (D2 w)		FUNCTION	СО	NTROL BITS	TROL BITS AND SIGNALS P3SEL1.x P3SEL0.x 0 0 0 1 1 0 1 1 X X 0 0 0 1 1 1 X X 0 0 1 1 X X 0 0 0 1	S ⁽¹⁾
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL1.x		LCDSz
P3.4/UCA1SIMO/UCA1TXD/TB0.0/	4	P3.4 (I/O)	I: 0; O: 1	0	0	0
Sz		UCA1SIMO/UCA1TXD	X ⁽²⁾	0	1	0
		TB0CCI0A	0	4	0	0
		TB0.0	1	1	0	0
		N/A	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽³⁾	X	Х	Х	1
P3.5/UCA1SOMI/UCA1RXD/TB0.1/	5	P3.5 (I/O)	I: 0; O: 1	0	0	0
Sz		UCA1SOMI/UCA1RXD	X ⁽²⁾	0	1	0
		TB0CCI1A	0			
		TB0.1	1	1	0	0
		N/A	0	4	1	0
		Internally tied to DVSS	1	1		
		Sz ⁽³⁾	X	Х	Х	1
P3.6/UCA1CLK/TB0.2/Sz	6	P3.6 (I/O)	I: 0; O: 1	0	0	0
		UCA1CLK	X ⁽²⁾	0	1	0
		TB0CCI2A	0	4	0	0
		TB0.2	1	1	0	0
		N/A	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽³⁾	X	Х	Х	1
P3.7/UCA1STE/TB0.3/Sz	7	P3.7 (I/O)	I: 0; O: 1	0	0	0
		UCA1STE	X ⁽²⁾	0	1	0
		TB0CCI3B	0	4	0	0
		TB0.3	1	1	0	0
		N/A	0	1	1	0
		Internally tied to DVSS	1	1	7	<u> </u>
		Sz ⁽³⁾	X	Х	X	1

⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_A1 module.

⁽³⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.8 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-23. Port P4 (P4.0 to P4.3) Pin Functions

DIN NAME (D4 x)		FUNCTION	CO	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x	P4SEL1.x	P4SEL0.x	LCDSz
P4.0/UCB1SIMO/UCB1SDA/MCLK/	0	P4.0 (I/O)	I: 0; O: 1	0	0	0
Sz		N/A	0	0	1	0
		Internally tied to DVSS	1	U	I	0
		UCB1SIMO/UCB1SDA	X (2)	1	0	0
		N/A	0	1	1	0
		MCLK	1	I	l	U
		Sz ⁽³⁾	X	X	X	1
P4.1/UCB1SOMI/UCB1SCL/ACLK/	1	P4.1 (I/O)	I: 0; O: 1	0	0	0
Sz		N/A	0	0	1	0
		Internally tied to DVSS	1	0	1	0
		UCB1SOMI/UCB1SCL	X ⁽²⁾	1	0	0
		N/A	0	1	1	0
		ACLK	1	I	l	U
		Sz ⁽³⁾	X	X	X	1
P4.2/UCA0SIMO/UCA0TXD/	2	P4.2 (I/O)	I: 0; O: 1	0	0	0
UCB1CLK/Sz		UCA0SIMO/UCA0TXD	X (4)	0	1	0
		UCB1CLK	X (2)	1	0	0
		N/A	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽³⁾	X	X	X	1
P4.3/UCA0SOMI/UCA0RXD/	3	P4.3 (I/O)	I: 0; O: 1	0	0	0
UCB1STE/Sz		UCA0SOMI/UCA0RXD	X ⁽⁴⁾	0	1	0
		UCB1STE	X ⁽²⁾	1	0	0
		N/A	0	1	1	0
		Internally tied to DVSS	1	1	I	U
		Sz ⁽³⁾	Х	Х	Х	1

⁽¹⁾ X = Don't care

Direction controlled by eUSCI_B1 module.

The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

Direction controlled by eUSCI_A0 module.



Table 6-24. Port P4 (P4.4 to P4.7) Pin Functions

500000000000000000000000000000000000000			СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x	P4SEL1.x	P4SEL0.x	LCDSz
P4.4/UCB1STE/TA1CLK/Sz	4	P4.4 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	,	0
		Internally tied to DVSS	1	0	1	0
		UCB1STE	X ⁽²⁾	1	0	0
		TA1CLK	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽³⁾	Х	Х	X	1
P4.5/UCB1CLK/TA1.0/Sz	5	P4.5 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	,	0
		Internally tied to DVSS	1	0	1	0
		UCB1CLK	X (2)	1	0	0
		TA1CCI0A	0	4	1	•
		TA1.0	1	1		0
		Sz ⁽³⁾	Х	Х	Х	1
P4.6/UCB1SIMO/UCB1SDA/TA1.1/	6	P4.6 (I/O)	I: 0; O: 1	0	0	0
Sz		N/A	0	0		•
		Internally tied to DVSS	1	0	1	0
		UCB1SIMO/UCB1SDA	X ⁽²⁾	1	0	0
		TA1CCI1A	0			•
		TA1.1	1	1	1	0
		Sz ⁽³⁾	Х	Х	X	1
P4.7/UCB1SOMI/UCB1SCL/TA1.2/	7	P4.7 (I/O)	I: 0; O: 1	0	0	0
Sz		N/A	0			_
		Internally tied to DVSS	1	0	1	0
		UCB1SOMI/UCB1SCL	X (2)	1	0	0
		TA1CCI2A	0			0
		TA1.2	1	1	1	0
		Sz ⁽³⁾	Х	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_B1 module.

⁽³⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.9 Port P5, P5.0 to P5.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-25. Port P5 (P5.0 to P5.3) Pin Functions

DIN 14445 (D5.)		FUNCTION	СО	CONTROL BITS AND SIGNALS (1)				
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL1.x	P5SEL0.x	LCDSz		
P5.0/TA1.1/MCLK/Sz	0	P5.0 (I/O)	I: 0; O: 1	0	0	0		
		TA1CCI1A	0	0	4	0		
		TA1.1	1		1	U		
		N/A	0	1	0	0		
		Internally tied to DVSS	1			U		
		N/A	0	1	1	0		
		MCLK	1	!		U		
		Sz ⁽²⁾	Х	Х	X	1		
P5.1/TA1.2/Sz	1	P5.1 (I/O)	I: 0; O: 1	0	0	0		
		TA1CCI2A	0	0	1	0		
		TA1.2	1	0		0		
		N/A	0	1	0	0		
		Internally tied to DVSS	1			0		
		N/A	0	1	1	0		
		N/A	1			0		
		Sz ⁽²⁾	X	Х	Х	1		
P5.2/TA1.0/TA1CLK/ACLK/Sz	2	P5.2 (I/O)	I: 0; O: 1	0	0	0		
		TA1CCI0B	0	0	1			
		TA1.0	1			0		
		TA1CLK	0		0			
		Internally tied to DVSS	1	1		0		
		N/A	0	1	1	0		
		ACLK	1			0		
		Sz ⁽²⁾	X	Х	Х	1		
P5.3/UCB1STE/Sz	3	P5.3 (I/O)	I: 0; O: 1	0	0	0		
		N/A	0	0	1	0		
		Internally tied to DVSS	1			0		
		UCB1STE	X ⁽³⁾	1	0	0		
		N/A	0	1	1	0		
		Internally tied to DVSS	1			0		
		Sz ⁽²⁾	Х	Х	Х	1		

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

⁽³⁾ Direction controlled by eUSCI_B1 module.



Table 6-26. Port P5 (P5.4 to P5.7) Pin Functions

DIN MAME (DE .)		FUNCTION	СО	CONTROL BITS AND SIGNALS (1)			
PIN NAME (P5.x)	Х	FUNCTION	P5DIR.x	P5SEL1.x	P5SEL0.x	LCDSz	
P5.4/UCA1SIMO/UCA1TXD/Sz	4	P5.4 (I/O)	I: 0; O: 1	0	0	0	
		UCA1SIMO/UCA1TXD	X ⁽²⁾	0	1	0	
		N/A	0	1	0	0	
		Internally tied to DVSS	1			0	
		N/A	0	- 1	1	0	
		Internally tied to DVSS	1				
		Sz ⁽³⁾	X	Х	Х	1	
P5.5/UCA1SOMI/UCA1RXD/Sz	5	P5.5 (I/O)	I: 0; O: 1	0	0	0	
		UCA1SOMI/UCA1RXD	X ⁽²⁾	0	1	0	
		N/A	0	1	0	0	
		Internally tied to DVSS	1			0	
		N/A	0	1	1	0	
		Internally tied to DVSS	1			0	
		Sz ⁽³⁾	X	Х	Х	1	
P5.6/UCA1CLK/Sz	6	P5.6 (I/O)	I: 0; O: 1	0	0	0	
		UCA1CLK	X ⁽²⁾	0	1	0	
		N/A	0	1	0	0	
		Internally tied to DVSS	1				
		N/A	0	4	1	0	
		Internally tied to DVSS	1	1			
		Sz ⁽³⁾	X	Х	Х	1	
P5.7/UCA1STE/TB0CLK/Sz	7	P5.7 (I/O)	I: 0; O: 1	0	0	0	
		UCA1STE	X ⁽²⁾	0	1	0	
		N/A	0	- 1	0	0	
		Internally tied to DVSS	1		0	0	
		TB0CLK	0	- 1	1	0	
		Internally tied to DVSS	1			0	
		Sz ⁽³⁾	X	Х	Х	1	


⁽¹⁾ X = Don't care

⁽²⁾ Direction controlled by eUSCI_A1 module.

⁽³⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.10 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger



A. The inputs from several pins toward a module are ORed together.

NOTE: Functional representation only.



Table 6-27. Port P6 (P6.0 to P6.2) Pin Functions

PIN NAME (P6.x)		FUNCTION	CO	CONTROL BITS AND SIGNALS (1)				
	X		P6DIR.x	P6SEL1.x	P6SEL0.x	LCDSz		
P6.0/R23	0	P6.0 (I/O)	I: 0; O: 1	0	0	-		
		N/A	0	- 0	1	-		
		Internally tied to DVSS	1					
		N/A	0	4	0			
		Internally tied to DVSS	1	1	0	-		
		R23 ⁽²⁾	X	1	1	-		
P6.1/R13/LCDREF	1	P6.1 (I/O)	I: 0; O: 1	0	0	-		
		N/A	0	0	1	-		
		Internally tied to DVSS	1					
		N/A	0	1	0	-		
		Internally tied to DVSS	1					
		R13/LCDREF (2)	X	1	1	-		
P6.2/COUT/R03	2	P6.2 (I/O)	I: 0; O: 1	0	0	=		
		N/A	0	0	1			
		COUT	1			-		
		N/A	0	1	0			
		Internally tied to DVSS	1			_		
		R03 ⁽²⁾	Х	1	1	-		

¹⁾ X = Don't care

⁽²⁾ Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Table 6-28. Port P6 (P6.3 to P6.6) Pin Functions

PIN NAME (P6.x)		FUNCTION	СО	CONTROL BITS AND SIGNALS (1)				
	X		P6DIR.x	P6SEL1.x	P6SEL0.x	LCDSz		
P6.3/COM0	3	P6.3 (I/O)	I: 0; O: 1	0	0	-		
		N/A	0	- 0	1			
		Internally tied to DVSS	1			-		
		N/A	0	4	0			
		Internally tied to DVSS	1	1		-		
		COM0 ⁽²⁾	Х	1	1	-		
P6.4/TB0.0/COM1	4	P6.4 (I/O)	I: 0; O: 1	0	0	-		
		TB0CCI0B	0	0	1			
		TB0.0	1			-		
		N/A	0	1	0			
		Internally tied to DVSS	1			-		
		COM1 (2)	Х	1	1	-		
P6.5/TB0.1/COM2	5	P6.5 (I/O)	I: 0; O: 1	0	0	-		
		TB0CCI1A	0	0	1			
		TB0.1	1			- i		
		N/A	0	1	0			
		Internally tied to DVSS	1			-		
		COM2 ⁽²⁾	X	1	1	-		
P6.6/TB0.2/COM3	6	P6.6 (I/O)	l: 0; O: 1	0	0	-		
		TB0CCI2A	0	0	1			
		TB0.2	1			-		
		N/A	0	1	0			
		Internally tied to DVSS	1			- '		
		COM3 (2)	X	1	1	-		

⁽¹⁾ X = Don't care

⁽²⁾ Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



6.11.24.11 Port P6, P6.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-29. Port P6 (P6.7) Pin Functions

PIN NAME (P6.x)		FUNCTION	CONTROL BITS AND SIGNALS (1)				
	X		P6DIR.x	P6SEL1.x	P6SEL0.x	LCDSz	
P6.7/TA0CLK/Sz	7	P6.7 (I/O)	I: 0; O: 1	0	0	0	
		TA0CLK	0	- O - 1	4	0	
		Internally tied to DVSS	1		1	0	
		N/A	0		0	0	
		Internally tied to DVSS	1			0	
		N/A	0	4	4	0	
		Internally tied to DVSS	1]	l	0	
		Sz ⁽²⁾	Х	Х	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.12 Port P7, P7.0 to P7.7, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-30. Port P7 (P7.0 to P7.3) Pin Functions

PIN NAME (P7.x)	x	FUNCTION	СО	CONTROL BITS AND SIGNALS (1)				
T IIV IVANIL (I 7.X)			P7DIR.x	P7SEL1.x	P7SEL0.x	LCDSz		
P7.0/TA0CLK/Sz	0	P7.0 (I/O)	I: 0; O: 1	0	0	0		
		TA0CLK	0	0	1	0		
		Internally tied to DVSS	1	0				
		N/A	0		0	0		
		Internally tied to DVSS	1	1	U	U		
		N/A	0	1	1	0		
		Internally tied to DVSS	1	1	1	U		
		Sz ⁽²⁾	Х	X	Х	1		
P7.1/TA0.0/Sz	1	P7.1 (I/O)	I: 0; O: 1	0	0	0		
		TA0CCI0B	0	0	4	0		
		TA0.0	1	0	1	0		
		N/A	0		0	•		
		Internally tied to DVSS	1	1		0		
		N/A	0	1	1	0		
		ACLK	1			U		
		Sz ⁽²⁾	X	Х	Х	1		
P7.2/TA0.1/Sz	2	P7.2 (I/O)	l: 0; O: 1	0	0	0		
		TA0CCI1A	0	0	4	0		
		TA0.1	1	0	1	0		
		N/A	0	4		0		
		Internally tied to DVSS	1	1	0			
		N/A	0	4	1	0		
		N/A	1	1		0		
		Sz ⁽²⁾	X	Х	Х	1		
P7.3/TA0.2/Sz	3	P7.3 (I/O)	I: 0; O: 1	0	0	0		
		TA0CCI2A	0		1	•		
		TA0.2	1	0		0		
		N/A	0	- 1	0	0		
		Internally tied to DVSS	1			0		
		N/A	0	1	1			
		Internally tied to DVSS	1			0		
		Sz ⁽²⁾	X	Х	Х	1		

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



Table 6-31. Port P7 (P7.4 to P7.7) Pin Functions

DINI NAME (DZ)		FUNCTION	СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL1.x	P7SEL0.x	LCDSz
P7.4/SMCLK/Sz	4	P7.4 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	1	0
		Internally tied to DVSS	1	U	l	U
		N/A	0	1	0	0
		Internally tied to DVSS	1	'	U	U
		N/A	0	1	1	0
		SMCLK	1	ļ.		0
		Sz ⁽²⁾	X	Х	X	1
P7.5/TA0.2/Sz	5	P7.5 (I/O)	I: 0; O: 1	0	0	0
		TA0CCI2A	0	0	4	0
		TA0.2	1	0	1	0
		N/A	0	1	0	0
		Internally tied to DVSS	1			
		N/A	0	1	1	0
		Internally tied to DVSS	1	'	!	U
		Sz ⁽²⁾	X	X	X	1
P7.6/TA0.1/Sz	6	P7.6 (I/O)	I: 0; O: 1	0	0	0
		TA0CCI1A	0	0	4	0
		TA0.1	1	0	1	U
		N/A	0	4	0	0
		Internally tied to DVSS	1	1	0	U
		N/A	0	1	1	0
		Internally tied to DVSS	1	1	!	U
		Sz ⁽²⁾	X	Х	Х	1
P7.7/TA1.2/TB0OUTH/Sz	7	P7.7 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	,	0
		Internally tied to DVSS	1	0	1	0
		TA1.CCI2A	0		0	0
		TA1.2	1	1	0	0
		TB0OUTH	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽²⁾	Х	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.13 Port P8, P8.0 to P8.3, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.

Table 6-32. Port P8 (P8.0 to P8.3) Pin Functions


DINI NAME (DO)		x FUNCTION	СО	NTROL BITS	AND SIGNALS	S ⁽¹⁾
PIN NAME (P8.x)	X	FUNCTION	P8DIR.x	P8SEL1.x	P8SEL0.x	LCDSz
P8.0/RTCCLK/Sz	0	P8.0 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	4	0
		Internally tied to DVSS	1	0	1	0
		N/A	0	1	0	0
		Internally tied to DVSS	1	I		0
		N/A	0	1	1	0
		RTCCLK	1	Į.	Į.	U
		Sz ⁽²⁾	X	Х	X	1
P8.1/DMAE0/Sz	1	P8.1 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	1	0
		Internally tied to DVSS	1			
		N/A	0	4	0	0
		Internally tied to DVSS	1	1	0	0
		DMA0E	0	4	1	0
		Internally tied to DVSS	1	1		U
		Sz ⁽²⁾	X	Х	Х	1
P8.2/Sz	2	P8.2 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0	1	
		Internally tied to DVSS	1	0	1	0
		N/A	0	4		
		Internally tied to DVSS	1	1	0	0
		N/A	0	4	4	0
		Internally tied to DVSS	1	1	1	0
		Sz ⁽²⁾	X	Х	Х	1
P8.3/MCLK/Sz	3	P8.3 (I/O)	I: 0; O: 1	0	0	0
		N/A	0	0		0
		Internally tied to DVSS	1	0	1	0
		N/A	0	4	0	0
		Internally tied to DVSS	1	1	0	0
		N/A	0	4		0
		MCLK	1	1	1	0
		Sz ⁽²⁾	X	Х	X	1

⁽¹⁾ X = Don't care

⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



6.11.24.14 Port P8, P8.4 to P8.7, Input/Output With Schmitt Trigger



NOTE: Functional representation only.



Table 6-33. Port P8 (P8.4 to P8.7) Pin Functions

DIN NAME (DO)		FUNCTION	CONTRO	CONTROL BITS AND SIGNALS (1)			
PIN NAME (P8.x)	X	FUNCTION P8DIF		P8SEL1.x	P8SEL0.x		
P8.4/A7/C7	4	P8.4 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
		Internally tied to DVSS	1	0	1		
		N/A	0	4	0		
		Internally tied to DVSS	1	1	0		
		A7/C7 (2) (3)	X	1	1		
P8.5/A6/C6	5	P8.5 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
		Internally tied to DVSS	1	0	1		
		N/A	0				
		Internally tied to DVSS	1	1	0		
		A6/C6 (2) (3)	X	1	1		
P8.6/A5/C5	6	P8.6 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
		Internally tied to DVSS	1	0	1		
		N/A	0	4	0		
		Internally tied to DVSS	1	1	0		
		A5/C5 (2) (3)	X	1	1		
P8.7/A4/C4	7	P8.7 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
		Internally tied to DVSS	1	0	1		
		N/A	0		0		
		Internally tied to DVSS	1	1	0		
		A4/C4 (2) (3)	Х	1	1		

X = Don't care (1)


Setting P8SEL1.x and P8SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when (2)

applying analog signals.

Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.



6.11.24.15 Port P9, P9.0 to P9.3, Input/Output With Schmitt Trigger



NOTE: Functional representation only.



Table 6-34. Port P9 (P9.0 to P9.3) Pin Functions

DIN NAME (DO)		FUNCTION	CONTRO	L BITS AND SI	GNALS ⁽¹⁾
PIN NAME (P9.x)	X	FUNCTION	P9DIR.x	P9SEL1.x	P9SEL0.x
P9.0/ESICH0/ESITEST0/A8/C8	0	P9.0 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	1
		Internally tied to DVSS	1	U	1
		ESITESTO ⁽²⁾	X	1	0
		ESICH0/A8/C8 (2)(3)(4)	X	1	1
P9.1/ESICH1/ESITEST1/A9/C9	1	P9.1 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	4
		Internally tied to DVSS	1	0	1
		ESITEST1 ⁽²⁾	Х	1	0
		ESICH1/A9/C9 (2)(3)(4)	X	1	1
P9.2/ESICH2/ESITEST2/A10/C10	2	P9.2 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	
		Internally tied to DVSS	1	U	1
		ESITEST2 ⁽²⁾	X	1	0
		ESICH2/A10/C10 (2)(3)(4)	X	1	1
P9.3/ESICH3/ESITEST3/A11/C11	3	P9.3 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	1
		Internally tied to DVSS	1	0	'
		ESITEST3 ⁽²⁾	Х	1	0
		ESICH3/A11/C11 (2) (3)(4)	Х	1	1

⁽¹⁾ X = Don't care


⁽²⁾ Setting P9SEL1.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

⁽⁴⁾ Depending on the configuration of the ESI module other ESICHx pins are stimulated as well and thus should have the input Schmitt triggers disabled (with P9SEL1.x = 1) and cannot be used as digital I/O, ADC or comparator inputs.



6.11.24.16 Port P9, P9.4 to P9.7, Input/Output With Schmitt Trigger



NOTE: Functional representation only.



Table 6-35. Port P9 (P9.4 to P9.7) Pin Functions

DIN MAME (DO)		FUNCTION	CONTRO	L BITS AND SI	GNALS (1)
PIN NAME (P9.x)	х	FUNCTION	P9DIR.x	P9SEL1.x	P9SEL0.x
P9.4/ESICI0/A12/C12	4	P9.4 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	
		Internally tied to DVSS	1	0	1
		N/A	0	1	0
		Internally tied to DVSS	1	1	U
		ESICI0/A12/C12 (2) (3)(4)	Х	1	1
P9.5/ESICI1/A13/C13	5	P9.5 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	4
		Internally tied to DVSS	1	0	1
		N/A	0	4	
		Internally tied to DVSS	1	1	0
		ESICI1/A13/C13 (2) (3)(4)	Х	1	1
P9.6/ESICI2/A14/C14	6	P9.6 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	4
		Internally tied to DVSS	1	0	1
		N/A	0	1	0
		Internally tied to DVSS	1	'	U
		ESICI2/A14/C14 (2) (3)(4)	X	1	1
P9.7/ESICI3/A15/C15	7	P9.7 (I/O)	I: 0; O: 1	0	0
		N/A	0	0	4
		Internally tied to DVSS	1	0	1
		N/A	0	0	
		Internally tied to DVSS	1	1	0
		ESICI3/A15/C15 (2) (3)(4)	Х	1	1

⁽¹⁾ X = Don't care

⁽²⁾ Setting P9SEL1.x and P9SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

⁽⁴⁾ Depending on the configuration of the ESI module, other ESICl2/ pins are used, and thus should have the input Schmitt triggers disabled (with P9SEL1.x = 1 and P9SEL0.x = 1) and cannot be used as digital I/O, ADC, or comparator inputs.



6.11.24.17 Port P10, P10.0 to P10.2, Input/Output With Schmitt Trigger

Pin Schematic: see Figure 6-1.


Table 6-36. Port P10 (P10.0 to P10.2) Pin Functions

DIM MANE (DAG)		FUNCTION	СО	NTROL BITS AND SIGNALS (1)			
PIN NAME (P10.x)	X	FUNCTION	P10DIR.x	P10SEL1.x	P10SEL0.x	LCDSz	
P10.0/SMCLK/Sz	0	P10.0 (I/O)	I: 0; O: 1	0	0	0	
		N/A	0	0	4	0	
		Internally tied to DVSS	1	0	1	0	
		N/A	0	- 1	0	0	
		Internally tied to DVSS	1	ļ	U	U	
		N/A	0	- - 1	1	0	
		SMCLK	1	Į.		U	
		Sz ⁽²⁾	Х	Х	Х	1	
P10.1/TA0.0/Sz	1	P10.1 (I/O)	I: 0; O: 1	0	0	0	
		TA0.CCI0B	0	0	1	0	
		TA0.0	1		I	U	
		N/A	0		0	0	
		Internally tied to DVSS	1	1		U	
		N/A	0	1	1	0	
		Internally tied to DVSS	1	ļ.	ļ.	0	
		Sz ⁽²⁾	X	Х	Х	1	
P10.2/TA1.0/SMCLK/Sz	2	P10.2 (I/O)	I: 0; O: 1	0	0	0	
		TA1.CCI0B	0	0	4	0	
		TA1.0	1	0	1	0	
		N/A	0	4	0	0	
		Internally tied to DVSS	1	1	0	0	
		N/A	0	4	4	0	
		SMCLK	1	1	1	0	
		Sz ⁽²⁾	Х	Х	Х	1	

⁽¹⁾ X = Don't care


⁽²⁾ The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

6.11.24.18 Port PJ, PJ.4 and PJ.5 Input/Output With Schmitt Trigger



NOTE: Functional representation only.





NOTE: Functional representation only.



Table 6-37. Port PJ (PJ.4 and PJ.5) Pin Functions

			CONTROL BITS AND SIGNALS (1)						
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.5	PJSEL0.5	PJSEL1.4	PJSEL0.4	LFXT BYPASS	
PJ.4/LFXIN	4	PJ.4 (I/O)	I: 0; O: 1	Х	Х	0	0	Х	
		N/A	0	X	Х	1	X	Х	
		Internally tied to DVSS	1	^	^	ı	^	^	
		LFXIN crystal mode (2)	Х	Х	Х	0	1	0	
		LFXIN bypass mode (2)	Х	Х	Х	0	1	1	
PJ.5/LFXOUT	5					0	0	0	
		PJ.5 (I/O)	I: 0; O: 1	0	0	1	Х	0	
						Х	Х	1 ⁽³⁾	
						0	0	0	
		N/A	0	see (4)	see ⁽⁴⁾	1	Х	0	
						Х	Х	1 ⁽³⁾	
						0	0	0	
		Internally tied to DVSS	1	see ⁽⁴⁾	see ⁽⁴⁾	1	Х	U	
						Х	Х	1 ⁽³⁾	
		LFXOUT crystal mode (2)	Х	Х	Х	0	1	0	


X = Don't care

Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are do not care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.

When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.
With PJSEL0.5 = 1 or PJSEL1.5 =1 the general-purpose I/O functionality is disabled. No input function is available. Configured as output the pin will be actively pulled to zero.




6.11.24.19 Port PJ, PJ.6 and PJ.7 Input/Output With Schmitt Trigger



NOTE: Functional representation only.





NOTE: Functional representation only.



Table 6-38. Port PJ (PJ.6 and PJ.7) Pin Functions

				COI	NTROL BITS	AND SIGNAL	S ⁽¹⁾				
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.7	PJSEL0.7	PJSEL1.6	PJSEL0.6	HFXT BYPASS			
PJ.6/HFXIN	6	PJ.6 (I/O)	I: 0; O: 1	Х	Х	0	0	Х			
		N/A	0	V	V	4	V	V			
		Internally tied to DVSS	1	X	X	1	X	X			
		HFXIN crystal mode (2)	Х	Х	Х	0	1	0			
		HFXIN bypass mode (2)	Χ	Х	Х	0	1	1			
PJ.7/HFXOUT	5					0	0	0			
		PJ.7 (I/O)	I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	0	0	1	Х	0
						Х	Х	1 ⁽³⁾			
						0	0	0			
		N/A	0	see (4)	see ⁽⁴⁾	1	Х	0			
						Х	Х	1 ⁽³⁾			
						0	0	0			
		Internally tied to DVSS	1	see ⁽⁴⁾	see ⁽⁴⁾	1	Х	0			
						Х	Х	1 ⁽³⁾			
		HFXOUT crystal mode (2)	Х	Х	Х	0	1	0			


⁽¹⁾ X = Don't care

⁽⁷⁾ Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are configured for crystal operation and PJSEL1.6 and PJSEL0.7 are do not care. When HFXTBYPASS = 1, PJ.6 is configured for bypass operation and PJ.7 is configured as general-purpose I/O.

⁽³⁾ When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.

⁽⁴⁾ With PJSEL0.7 = 1 or PJSEL1.7 =1 the general-purpose I/O functionality is disabled. No input function is available. Configured as output the pin will be actively pulled to zero.

6.11.24.20 Port J, J.0 to J.3 JTAG pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



Table 6-39. Port PJ (PJ.0 to PJ.3) Pin Functions

DIN NAME (D L)		FUNCTION	CONTR	CONTROL BITS/ SIGNALS (1)			
PIN NAME (PJ.x)	X	FUNCTION	PJDIR.x	PJSEL1.x	PJSEL0.x		
PJ.0/TDO/TB0OUTH/	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1	0	0		
SMCLK/SRSCG1		TDO (3)	Х	Х	Х		
		TB0OUTH	0	0	1		
		SMCLK ⁽⁴⁾	1	U			
		N/A	0	1	0		
		CPU Status Register Bit SCG1	1	ı	U		
		N/A	0	1	1		
		Internally tied to DVSS	1	'	•		
PJ.1/TDI/TCLK/MCLK/	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1	0	0		
SRSCG0		TDI/TCLK (3) (5)	Х	Х	Х		
		N/A	0	_	_		
		MCLK	1	0	1		
		N/A	0	4	0		
		CPU Status Register Bit SCG0	1	1	0		
		N/A	0	4	4		
		Internally tied to DVSS	1	1	1		
PJ.2/TMS/ACLK/	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1	0	0		
SROSCOFF		TMS (3) (5)	Х	Х	X		
		N/A	0	0	1		
		ACLK	1	U			
		N/A	0	1	0		
		CPU Status Register Bit OSCOFF	1	ļ	U		
		N/A	0	1	1		
		Internally tied to DVSS	1	'	•		
PJ.3/TCK/COUT/	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1	0	0		
SRCPUOFF		TCK (3) (5)	Х	Х	Х		
		N/A	0	0	1		
		COUT	1	U			
		N/A	0	1	0		
		CPU Status Register Bit CPUOFF	1	I	0		
		N/A	0	1	1		
		Internally tied to DVSS	1		ı		

⁽¹⁾ X = Don't care

⁽²⁾ Default condition

⁽³⁾ The pin direction is controlled by the JTAG module. JTAG mode selection is made via the SYS module or by the SpyBiWire four wire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPD.x bits have an effect in these cases.

⁽⁴⁾ **NOTE:** Do **not** use this pin as SMCLK output if the TB0OUTH functionality is used on any other pin. Select an alternative SMCLK output pin.

⁽⁵⁾ In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.



6.12 Device Descriptors (TLV)

Table 6-41 lists the contents of the device descriptor tag-length-value (TLV) structure for each device type. Table 6-40 summarizes the Device IDs.

Table 6-40. Device ID

DEVICE	DEVI	CE ID
DEVICE	01A05h	01A04h
MSP430FR6989	081h	0A8h
MSP430FR6988	081h	0A7h
MSP430FR6987	081h	0A6h
MSP430FR5989	081h	0ABh
MSP430FR5988	081h	0AAh
MSP430FR5987	081h	0A9h
MSP430FR5986	081h	0DFh
MSP430FR69891	081h	0A8h
MSP430FR59891	081h	0ABh



Table 6-41. Device Descriptor Table (1)

	DESCRIPTION	MSP430FRxx	(XX (UART BSL)	MSP430FRx	xxx1 (I ² C BSL)
	DESCRIPTION	ADDRESS	VALUE	ADDRESS	VALUE
Info Block	Info length	01A00h	06h	01A00h	06h
	CRC length	01A01h	06h	01A01h	06h
	000	01A02h	per unit	01A02h	per unit
	CRC value	01A03h	per unit	01A03h	per unit
	Davidson ID	01A04h	T-1-1- O 40	01A04h	T-1 0 40
	Device ID	01A05h	see Table 6-40	01A05h	see Table 6-40
	Hardware revision	01A06h	per unit	01A06h	per unit
	Firmware revision	01A07h	per unit	01A07h	per unit
Die Record	Die Record Tag	01A08h	08h	01A08h	08h
	Die Record length	01A09h	0Ah	01A09h	0Ah
		01A0Ah	per unit	01A0Ah	per unit
		01A0Bh	per unit	01A0Bh	per unit
	Lot/Wafer ID	01A0Ch	per unit	01A0Ch	per unit
		01A0Dh	per unit	01A0Dh	per unit
	51. 1/2. 1/1	01A0Eh	per unit	01A0Eh	per unit
	Die X position	01A0Fh	per unit	01A0Fh	per unit
		01A10h	per unit	01A10h	per unit
	Die Y position	01A11h	per unit	01A11h	per unit
		01A12h	per unit	01A12h	per unit
	Test results	01A13h	per unit	01A13h	per unit
ADC12B Calibration	ADC12B Calibration Tag	01A14h	11h	01A14h	11h
	ADC12B Calibration length	01A15h	10h	01A15h	10h
	ADO 0 - '- F (2)	01A16h	per unit	01A16h	per unit
	ADC Gain Factor ⁽²⁾	01A17h	per unit	01A17h	per unit
	ADO 0((1(3))	01A18h	per unit	01A18h	per unit
	ADC Offset ⁽³⁾	01A19h	per unit	01A19h	per unit
	ADC 1.2-V Reference	01A1Ah	per unit	01A1Ah	per unit
	Temp. Sensor 30°C	01A1Bh	per unit	01A1Bh	per unit
	ADC 1.2-V Reference	01A1Ch	per unit	01A1Ch	per unit
	Temp. Sensor 85°C	01A1Dh	per unit	01A1Dh	per unit
	ADC 2.0-V Reference	01A1Eh	per unit	01A1Eh	per unit
	Temp. Sensor 30°C	01A1Fh	per unit	01A1Fh	per unit
	ADC 2.0-V Reference	01A20h	per unit	01A20h	per unit
	Temp. Sensor 85°C	01A21h	per unit	01A21h	per unit
	ADC 2.5-V Reference	01A22h	per unit	01A22h	per unit
	Temp. Sensor 30°C	01A23h	per unit	01A23h	per unit
	ADC 2.5-V Reference	01A24h	per unit	01A24h	per unit
	Temp. Sensor 85°C	01A25h	per unit	01A25h	per unit
REF Calibration	REF Calibration Tag	01A26h	12h	01A26h	12h
	REF Calibration length	01A27h	06h	01A27h	06h
	Ů	01A28h	per unit	01A28h	per unit
	REF 1.2-V Reference	01A29h	per unit	01A29h	per unit

⁽¹⁾ NA = Not applicable

per unit = content can differ from device to device

⁽²⁾ ADC Gain: the gain correction factor is measured using the internal voltage reference with REFOUT=0. Other settings (for example, with REFOUT = 1) can result in different correction factors.

⁽³⁾ ADC Offset: the offset correction factor is measured using the internal 2.5-V reference.



Table 6-41. Device Descriptor Table (1) (continued)

	DECODIDETION	MSP430FRxx	xx (UART BSL)	MSP430FRxx	xx1 (I ² C BSL)
	DESCRIPTION	ADDRESS	VALUE	ADDRESS	VALUE
	DEE 0.0.1/D./	01A2Ah	per unit	01A2Ah	per unit
	REF 2.0-V Reference	01A2Bh	per unit	01A2Bh	per unit
	DEE O. F. V. Deference	01A2Ch	per unit	01A2Ch	per unit
	REF 2.5-V Reference	01A2Dh	per unit	01A2Dh	per unit
Random Number	128-bit Random Number Tag	01A2Eh	15h	01A2Eh	15h
	Random Number Length	01A2Fh	10h	01A2Fh	10h
		01A30h	per unit	01A30h	per unit
		01A31h	per unit	01A31h	per unit
		01A32h	per unit	01A32h	per unit
		01A33h	per unit	01A33h	per unit
		01A34h	per unit	01A34h	per unit
		01A35h	per unit	01A35h	per unit
		01A36h	per unit	01A36h	per unit
	128-bit Random Number ⁽⁴⁾	01A37h	per unit	01A37h	per unit
	126-bit Random Number (*)	01A38h	per unit	01A38h	per unit
		01A39h	per unit	01A39h	per unit
		01A3Ah	per unit	01A3Ah	per unit
		01A3Bh	per unit	01A3Bh	per unit
		01A3Ch	per unit	01A3Ch	per unit
		01A3Dh	per unit	01A3Dh	per unit
		01A3Eh	per unit	01A3Eh	per unit
		01A3Fh	per unit	01A3Fh	per unit
BSL Configuration	BSL Tag	01A40h	1Ch	01A40h	1Ch
	BSL length	01A41h	02h	01A41h	02h
	BSL Interface	01A42h	00h	01A42h	01h
	BSL Interface Configuration	01A43h	00h	01A43h	48h

^{(4) 128-}bit Random Number: The random number is generated during production test using the CryptGenRandom() function from Microsoft[®].



6.13 Memory

Table 6-42 shows the memory organization.

Table 6-42. Memory Organization⁽¹⁾

		MSP430FRxxx9(1)	MSP430FRxxx8(1)	MSP430FRxxx7(1)	MSP430FRxxx6(1)
Memory (FRAM) Main: interrupt vectors and signatures Main: code memory	Total Size	127KB 00FFFFh-00FF80h 023FFFh-004400h	95KB 00FFFFh-00FF80h 01BFFFh-004400h	63KB 00FFFFh-00FF80h 013FFFh-004400h	47KB 00FFFFh-00FF80h 0FF7Fh-004400h
RAM	Sect 1	2KB 0023FFh-001C00h	2KB 0023FFh-001C00h	2KB 0023FFh-001C00h	2KB 0023FFh-001C00h
Boot memory (ROM)		256 B 001BFFh–001B00h	256 B 001BFFh–001B00h	256 B 001BFFh-001B00h	256 B 001BFFh–001B00h
Device Descriptor Info (TLV)		256 B 001AFFh–001A00h	256 B 001AFFh–001A00h	256 B 001AFFh-001A00h	256 B 001AFFh–001A00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h
Information memory (FRAM)	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h
	Info C	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader (BSL)	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h
memory (ROM)	BSL 1	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h
Peripherals	Size	4KB 000FFFh-000020h	4KB 000FFFh-000020h	4KB 000FFFh-000020h	4KB 000FFFh-000020h
Tiny RAM	Size	26 B 000001Fh-000006h	26 B 000001Fh–000006h	26 B 000001Fh–000006h	26 B 000001Fh-000006h
Reserved (ROM)	Size	6 B 000005h–000000h	6 B 000005h-000000h	6 B 000005h–000000h	6 B 000005h–000000h

⁽¹⁾ All address space not listed is considered vacant memory.



6.13.1 Peripheral File Map

Table 6-43 lists the base address for each available peripheral. Table 6-44 through Table 6-79 list the registers and their offsets for each peripheral.

Table 6-43. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-44)	0100h	000h-01Fh
PMM (see Table 6-45)	0120h	000h-01Fh
FRAM Control (see Table 6-46)	0140h	000h-00Fh
CRC16 (see Table 6-47)	0150h	000h-007h
RAM Controller (see Table 6-48)	0158h	000h-001h
Watchdog (see Table 6-49)	015Ch	000h-001h
CS (see Table 6-50)	0160h	000h-00Fh
SYS (see Table 6-51)	0180h	000h-01Fh
Shared Reference (see Table 6-52)	01B0h	000h-001h
Port P1/P2 (see Table 6-53)	0200h	000h-01Fh
Port P3/P4 (see Table 6-54)	0220h	000h-01Fh
Port P5/P6 (see Table 6-55)	0240h	000h-01Fh
Port P7/P8 (see Table 6-56)	0260h	000h-01Fh
Port P9/P10 (see Table 6-57)	0280h	000h-01Fh
Port PJ (see Table 6-58)	0320h	000h-01Fh
Timer_A TA0 (see Table 6-59)	0340h	000h-02Fh
Timer_A TA1 (see Table 6-60)	0380h	000h-02Fh
Timer_B TB0 (see Table 6-61)	03C0h	000h-02Fh
Timer_A TA2 (see Table 6-62)	0400h	000h-02Fh
Capacitive Touch IO 0 (see Table 6-63)	0430h	000h-00Fh
Timer_A TA3 (see Table 6-64)	0440h	000h-02Fh
Capacitive Touch IO 1 (see Table 6-65)	0470h	000h-00Fh
Real-Time Clock (RTC_C) (see Table 6-66)	04A0h	000h-01Fh
32-bit Hardware Multiplier (see Table 6-67)	04C0h	000h-02Fh
DMA General Control (see Table 6-68)	0500h	000h-00Fh
DMA Channel 0 (see Table 6-68)	0510h	000h-00Fh
DMA Channel 1 (see Table 6-68)	0520h	000h-00Fh
DMA Channel 2 (see Table 6-68)	0530h	000h-00Fh
MPU Control (see Table 6-69)	05A0h	000h-00Fh
eUSCI_A0 (see Table 6-70)	05C0h	000h-01Fh
eUSCI_A1 (see Table 6-71)	05E0h	000h-01Fh
eUSCI_B0 (see Table 6-72)	0640h	000h-02Fh
eUSCI_B1 (see Table 6-73)	0680h	000h-02Fh
ADC12_B (see Table 6-74)	0800h	000h-09Fh
Comparator_E (see Table 6-75)	08C0h	000h-00Fh
CRC32 (see Table 6-76)	0980h	000h-02Fh
AES (see Table 6-77)	09C0h	000h-00Fh
LCD_C (see Table 6-78)	0A00h	000h-05Fh
ESI (see Table 6-79)	0D00h	000h-09Fh
ESI RAM (128 bytes)	0E00h	00h-07Fh



Table 6-44. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-45. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM interrupt flags	PMMIFG	0Ah
PM5 Control 0	PM5CTL0	10h

Table 6-46. FRAM Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
FRAM control 0	FRCTL0	00h
General control 0	GCCTL0	04h
General control 1	GCCTL1	06h

Table 6-47. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-48. RAM Controller Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM controller control register 0	RCCTL0	00h

Table 6-49. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 6-50. CS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CS control 0	CSCTL0	00h
CS control 1	CSCTL1	02h
CS control 2	CSCTL2	04h
CS control 3	CSCTL3	06h
CS control 4	CSCTL4	08h
CS control 5	CSCTL5	0Ah
CS control 6	CSCTL6	0Ch

Table 6-51. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
JTAG mailbox control	SYSJMBC	06h



Table 6-51. SYS Registers (Base Address: 0180h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-52. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 6-53. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 selection 0	P1SEL0	0Ah
Port P1 selection 1	P1SEL1	0Ch
Port P1 interrupt vector word	P1IV	0Eh
Port P1 complement selection	P1SELC	16h
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 selection 0	P2SEL0	0Bh
Port P2 selection 1	P2SEL1	0Dh
Port P2 complement selection	P2SELC	17h
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-54. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 selection 0	P3SEL0	0Ah
Port P3 selection 1	P3SEL1	0Ch
Port P3 interrupt vector word	P3IV	0Eh



Table 6-54. Port P3, P4 Registers (Base Address: 0220h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 complement selection	P3SELC	16h
Port P3 interrupt edge select	P3IES	18h
Port P3 interrupt enable	P3IE	1Ah
Port P3 interrupt flag	P3IFG	1Ch
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup/pulldown enable	P4REN	07h
Port P4 selection 0	P4SEL0	0Bh
Port P4 selection 1	P4SEL1	0Dh
Port P4 complement selection	P4SELC	17h
Port P4 interrupt vector word	P4IV	1Eh
Port P4 interrupt edge select	P4IES	19h
Port P4 interrupt enable	P4IE	1Bh
Port P4 interrupt flag	P4IFG	1Dh

Table 6-55. Port P5, P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup/pulldown enable	P5REN	06h
Port P5 selection 0	P5SEL0	0Ah
Port P5 selection 1	P5SEL1	0Ch
Reserved		0Eh
Port P5 complement selection	P5SELC	16h
Reserved		18h
Reserved		1Ah
Reserved		1Ch
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup/pulldown enable	P6REN	07h
Port P6 selection 0	P6SEL0	0Bh
Port P6 selection 1	P6SEL1	0Dh
Port P6 complement selection	P6SELC	17h
Reserved		1Eh
Reserved		19h
Reserved		1Bh
Reserved		1Dh

Table 6-56. Port P7, P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pullup/pulldown enable	P7REN	06h

www.ti.com

Table 6-56. Port P7, P8 Registers (Base Address: 0260h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 selection 0	P7SEL0	0Ah
Port P7 selection 1	P7SEL1	0Ch
Reserved		0Eh
Port P7 complement selection	P7SELC	16h
Reserved		18h
Reserved		1Ah
Reserved		1Ch
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 pullup/pulldown enable	P8REN	07h
Port P8 selection 0	P8SEL0	0Bh
Port P8 selection 1	P8SEL1	0Dh
Port P8 complement selection	P8SELC	17h
Reserved		1Eh
Reserved		19h
Reserved		1Bh
Reserved		1Dh

Table 6-57. Port P9, P10 Registers (Base Address: 0280h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P9 input	P9IN	00h
Port P9 output	P9OUT	02h
Port P9 direction	P9DIR	04h
Port P9 pullup/pulldown enable	P9REN	06h
Port P9 selection 0	P9SEL0	0Ah
Port P9 selection 1	P9SEL1	0Ch
Reserved		0Eh
Port P9 complement selection	P9SELC	16h
Reserved		18h
Reserved		1Ah
Reserved		1Ch
Port P10 input	P10IN	01h
Port P10 output	P10OUT	03h
Port P10 direction	P10DIR	05h
Port P10 pullup/pulldown enable	P10REN	07h
Port P10 selection 0	P10SEL0	0Bh
Port P10 selection 1	P10SEL1	0Dh
Port P10 complement selection	P10SELC	17h
Reserved		1Eh
Reserved		19h
Reserved		1Bh
Reserved		1Dh



Table 6-58. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ selection 0	PJSEL0	0Ah
Port PJ selection 1	PJSEL1	0Ch
Port PJ complement selection	PJSELC	16h

Table 6-59. Timer_A TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 6-60. Timer_A TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-61. Timer_B TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah

Table 6-61. Timer_B TB0 Registers (Base Address: 03C0h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TB0R	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 6-62. Timer_A TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
TA2 register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh

Table 6-63. Capacitive Touch IO 0 Registers (Base Address: 0430h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capacitive Touch IO 0 control	CAPTIO0CTL	0Eh

Table 6-64. Timer_A TA3 Registers (Base Address: 0440h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA3 control	TA3CTL	00h
Capture/compare control 0	TA3CCTL0	02h
Capture/compare control 1	TA3CCTL1	04h
Capture/compare control 2	TA3CCTL2	06h
Capture/compare control 3	TA3CCTL3	08h
Capture/compare control 4	TA3CCTL4	0Ah
TA3 register	TA3R	10h
Capture/compare register 0	TA3CCR0	12h
Capture/compare register 1	TA3CCR1	14h
Capture/compare register 2	TA3CCR2	16h
Capture/compare register 3	TA3CCR3	18h
Capture/compare register 4	TA3CCR4	1Ah
TA3 expansion register 0	TA3EX0	20h
TA3 interrupt vector	TA3IV	2Eh



Table 6-65. Capacitive Touch IO 1 Registers (Base Address: 0470h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capacitive Touch IO 1 control	CAPTIO1CTL	0Eh

Table 6-66. RTC_C Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC password	RTCPWD	01h
RTC control 1	RTCCTL1	02h
RTC control 3	RTCCTL3	03h
RTC offset calibration	RTCOCAL	04h
RTC temperature compensation	RTCTCMP	06h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter register 1	RTCSEC/RTCNT1	10h
RTC minutes/counter register 2	RTCMIN/RTCNT2	11h
RTC hours/counter register 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter register 4	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year	RTCYEAR	16h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh
Binary-to-BCD conversion register	BIN2BCD	1Ch
BCD-to-Binary conversion register	BCD2BIN	1Eh

Table 6-67. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh

SLAS789B - JUNE 2014-REVISED MARCH 2015



Table 6-67. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch

Table 6-68. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-69. MPU Control Registers (Base Address: 05A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
MPU control 0	MPUCTL0	00h
MPU control 1	MPUCTL1	02h
MPU Segmentation Border 2	MPUSEGB2	04h
MPU Segmentation Border 1	MPUSEGB1	06h
MPU access management	MPUSAM	08h
MPU IP control 0	MPUIPC0	0Ah
MPU IP Encapsulation Segment Border 2	MPUIPSEGB2	0Ch
MPU IP Encapsulation Segment Border 1	MPUIPSEGB1	0Eh



Table 6-70. eUSCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA0CTLW0	00h
eUSCI _A control word 1	UCA0CTLW1	02h
eUSCI_A baud rate 0	UCA0BR0	06h
eUSCI_A baud rate 1	UCA0BR1	07h
eUSCI_A modulation control	UCA0MCTLW	08h
eUSCI_A status word	UCA0STATW	0Ah
eUSCI_A receive buffer	UCA0RXBUF	0Ch
eUSCI_A transmit buffer	UCA0TXBUF	0Eh
eUSCI_A LIN control	UCA0ABCTL	10h
eUSCI_A IrDA transmit control	UCA0IRTCTL	12h
eUSCI_A IrDA receive control	UCA0IRRCTL	13h
eUSCI_A interrupt enable	UCA0IE	1Ah
eUSCI_A interrupt flags	UCA0IFG	1Ch
eUSCI_A interrupt vector word	UCA0IV	1Eh

Table 6-71. eUSCI_A1 Registers (Base Address:05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA1CTLW0	00h
eUSCI _A control word 1	UCA1CTLW1	02h
eUSCI_A baud rate 0	UCA1BR0	06h
eUSCI_A baud rate 1	UCA1BR1	07h
eUSCI_A modulation control	UCA1MCTLW	08h
eUSCI_A status word	UCA1STATW	0Ah
eUSCI_A receive buffer	UCA1RXBUF	0Ch
eUSCI_A transmit buffer	UCA1TXBUF	0Eh
eUSCI_A LIN control	UCA1ABCTL	10h
eUSCI_A IrDA transmit control	UCA1IRTCTL	12h
eUSCI_A IrDA receive control	UCA1IRRCTL	13h
eUSCI_A interrupt enable	UCA1IE	1Ah
eUSCI_A interrupt flags	UCA1IFG	1Ch
eUSCI_A interrupt vector word	UCA1IV	1Eh

Table 6-72. eUSCI_B0 Registers (Base Address: 0640h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B control word 0	UCB0CTLW0	00h
eUSCI_B control word 1	UCB0CTLW1	02h
eUSCI_B bit rate 0	UCB0BR0	06h
eUSCI_B bit rate 1	UCB0BR1	07h
eUSCI_B status word	UCB0STATW	08h
eUSCI_B byte counter threshold	UCB0TBCNT	0Ah
eUSCI_B receive buffer	UCB0RXBUF	0Ch
eUSCI_B transmit buffer	UCB0TXBUF	0Eh
eUSCI_B I2C own address 0	UCB0I2COA0	14h
eUSCI_B I2C own address 1	UCB0I2COA1	16h
eUSCI_B I2C own address 2	UCB0I2COA2	18h
eUSCI_B I2C own address 3	UCB0I2COA3	1Ah
eUSCI_B received address	UCB0ADDRX	1Ch

Table 6-72. eUSCI_B0 Registers (Base Address: 0640h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B address mask	UCB0ADDMASK	1Eh
eUSCI_B I2C slave address	UCB0I2CSA	20h
eUSCI_B interrupt enable	UCB0IE	2Ah
eUSCI_B interrupt flags	UCB0IFG	2Ch
eUSCI_B interrupt vector word	UCB0IV	2Eh

Table 6-73. eUSCI_B1 Registers (Base Address: 0680h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B control word 0	UCB1CTLW0	00h
eUSCI_B control word 1	UCB1CTLW1	02h
eUSCI_B bit rate 0	UCB1BR0	06h
eUSCI_B bit rate 1	UCB1BR1	07h
eUSCI_B status word	UCB1STATW	08h
eUSCI_B byte counter threshold	UCB1TBCNT	0Ah
eUSCI_B receive buffer	UCB1RXBUF	0Ch
eUSCI_B transmit buffer	UCB1TXBUF	0Eh
eUSCI_B I2C own address 0	UCB1I2COA0	14h
eUSCI_B I2C own address 1	UCB1I2COA1	16h
eUSCI_B I2C own address 2	UCB1I2COA2	18h
eUSCI_B I2C own address 3	UCB1I2COA3	1Ah
eUSCI_B received address	UCB1ADDRX	1Ch
eUSCI_B address mask	UCB1ADDMASK	1Eh
eUSCI_B I2C slave address	UCB1I2CSA	20h
eUSCI_B interrupt enable	UCB1IE	2Ah
eUSCI_B interrupt flags	UCB1IFG	2Ch
eUSCI_B interrupt vector word	UCB1IV	2Eh

Table 6-74. ADC12_B Registers (Base Address: 0800h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC12_B Control 0	ADC12CTL0	00h
ADC12_B Control 1	ADC12CTL1	02h
ADC12_B Control 2	ADC12CTL2	04h
ADC12_B Control 3	ADC12CTL3	06h
ADC12_B Window Comparator Low Threshold Register	ADC12LO	08h
ADC12_B Window Comparator High Threshold Register	ADC12HI	0Ah
ADC12_B Interrupt Flag Register 0	ADC12IFGR0	0Ch
ADC12_B Interrupt Flag Register 1	ADC12IFGR1	0Eh
ADC12_B Interrupt Flag Register 2	ADC12IFGR2	10h
ADC12_B Interrupt Enable Register 0	ADC12IER0	12h
ADC12_B Interrupt Enable Register 1	ADC12IER1	14h
ADC12_B Interrupt Enable Register 2	ADC12IER2	16h
ADC12_B Interrupt Vector	ADC12IV	18h
ADC12_B Memory Control 0	ADC12MCTL0	20h
ADC12_B Memory Control 1	ADC12MCTL1	22h
ADC12_B Memory Control 2	ADC12MCTL2	24h
ADC12_B Memory Control 3	ADC12MCTL3	26h
ADC12_B Memory Control 4	ADC12MCTL4	28h



Table 6-74. ADC12_B Registers (Base Address: 0800h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC12_B Memory Control 5	ADC12MCTL5	2Ah
ADC12_B Memory Control 6	ADC12MCTL6	2Ch
ADC12_B Memory Control 7	ADC12MCTL7	2Eh
ADC12_B Memory Control 8	ADC12MCTL8	30h
ADC12_B Memory Control 9	ADC12MCTL9	32h
		34h
ADC12_B Memory Control 10	ADC12MCTL10	
ADC12_B Memory Control 11	ADC12MCTL11	36h
ADC12_B Memory Control 12	ADC12MCTL12	38h
ADC12_B Memory Control 13	ADC12MCTL13	3Ah
ADC12_B Memory Control 14	ADC12MCTL14	3Ch
ADC12_B Memory Control 15	ADC12MCTL15	3Eh
ADC12_B Memory Control 16	ADC12MCTL16	40h
ADC12_B Memory Control 17	ADC12MCTL17	42h
ADC12_B Memory Control 18	ADC12MCTL18	44h
ADC12_B Memory Control 19	ADC12MCTL19	46h
ADC12_B Memory Control 20	ADC12MCTL20	48h
ADC12_B Memory Control 21	ADC12MCTL21	4Ah
ADC12_B Memory Control 22	ADC12MCTL22	4Ch
ADC12_B Memory Control 23	ADC12MCTL23	4Eh
ADC12_B Memory Control 24	ADC12MCTL24	50h
ADC12_B Memory Control 25	ADC12MCTL25	52h
ADC12_B Memory Control 26	ADC12MCTL26	54h
ADC12_B Memory Control 27	ADC12MCTL27	56h
ADC12_B Memory Control 28	ADC12MCTL28	58h
ADC12_B Memory Control 29	ADC12MCTL29	5Ah
ADC12_B Memory Control 30	ADC12MCTL30	5Ch
ADC12_B Memory Control 31	ADC12MCTL31	5Eh
ADC12_B Memory 0	ADC12MEM0	60h
ADC12_B Memory 1	ADC12MEM1	62h
ADC12_B Memory 2	ADC12MEM2	64h
ADC12_B Memory 3	ADC12MEM3	66h
ADC12_B Memory 4	ADC12MEM4	68h
ADC12_B Memory 5	ADC12MEM5	6Ah
ADC12_B Memory 6	ADC12MEM6	6Ch
ADC12_B Memory 7	ADC12MEM7	6Eh
ADC12_B Memory 8	ADC12MEM8	70h
ADC12_B Memory 9	ADC12MEM9	72h
ADC12_B Memory 10	ADC12MEM10	74h
ADC12_B Memory 11	ADC12MEM11	76h
ADC12_B Memory 12	ADC12MEM12	78h
ADC12_B Memory 13	ADC12MEM13	7Ah
ADC12_B Memory 14	ADC12MEM14	7Ch
ADC12_B Memory 15	ADC12MEM15	7Eh
ADC12_B Memory 16	ADC12MEM16	80h
ADC12_B Memory 17	ADC12MEM17	82h
ADC12_B Memory 18	ADC12MEM18	84h
ADC12_B Memory 19	ADC12MEM19	86h

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986

Table 6-74. ADC12_B Registers (Base Address: 0800h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC12_B Memory 20	ADC12MEM20	88h
ADC12_B Memory 21	ADC12MEM21	8Ah
ADC12_B Memory 22	ADC12MEM22	8Ch
ADC12_B Memory 23	ADC12MEM23	8Eh
ADC12_B Memory 24	ADC12MEM24	90h
ADC12_B Memory 25	ADC12MEM25	92h
ADC12_B Memory 26	ADC12MEM26	94h
ADC12_B Memory 27	ADC12MEM27	96h
ADC12_B Memory 28	ADC12MEM28	98h
ADC12_B Memory 29	ADC12MEM29	9Ah
ADC12_B Memory 30	ADC12MEM30	9Ch
ADC12_B Memory 31	ADC12MEM31	9Eh

Table 6-75. Comparator_E Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comparator control register 0	CECTL0	00h
Comparator control register 1	CECTL1	02h
Comparator control register 2	CECTL2	04h
Comparator control register 3	CECTL3	06h
Comparator interrupt register	CEINT	0Ch
Comparator interrupt vector word	CEIV	0Eh

Table 6-76. CRC32 Registers (Base Address: 0980h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC32 data input	CRC32DIW0	00h
Reserved		02h
Reserved		04h
CRC32 data input reverse	CRC32DIRBW0	06h
CRC32 initialization and result word 0	CRC32INIRESW0	08h
CRC32 initialization and result word 1	CRC32INIRESW1	0Ah
CRC32 result reverse word 1	CRC32RESRW1	0Ch
CRC32 result reverse word 0	CRC32RESRW1	0Eh
CRC16 data input	CRC16DIW0	10h
Reserved		12h
Reserved		14h
CRC16 data input reverse	CRC16DIRBW0	16h
CRC16 initialization and result word 0	CRC16INIRESW0	18h
Reserved		1Ah
Reserved		1Ch
CRC16 result reverse word 0	CRC16RESRW1	1Eh
Reserved		20h
Reserved		22h
Reserved		24h
Reserved		26h
Reserved		28h
Reserved		2Ah
Reserved		2Ch



Table 6-76. CRC32 Registers (Base Address: 0980h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Reserved		2Eh

Table 6-77. AES Accelerator Registers (Base Address: 09C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
AES accelerator control register 0	AESACTL0	00h
Reserved		02h
AES accelerator status register	AESASTAT	04h
AES accelerator key register	AESAKEY	06h
AES accelerator data in register	AESADIN	008h
AES accelerator data out register	AESADOUT	00Ah
AES accelerator XORed data in register	AESAXDIN	00Ch
AES accelerator XORed data in register (no trigger)	AESAXIN	00Eh

Table 6-78. LCD_C Registers (Base Address: 0A00h)

REGISTER DESCRIPTION	REGISTER	OFFSET
LCD_C control register 0	LCDCCTL0	000h
LCD_C control register 1	LCDCCTL1	002h
LCD_C blinking control register	LCDCBLKCTL	004h
LCD_C memory control register	LCDCMEMCTL	006h
LCD_C voltage control register	LCDCVCTL	008h
LCD_C port control 0	LCDCPCTL0	00Ah
LCD_C port control 1	LCDCPCTL1	00Ch
LCD_C port control 2	LCDCPCTL2	00Eh
LCD_C charge pump control register	LCDCCPCTL	012h
LCD_C interrupt vector	LCDCIV	01Eh
Static and 2 to 4 mux modes		
LCD_C memory 1	LCDM1	020h
LCD_C memory 2	LCDM2	021h
LCD_C memory 3	LCDM3	022h
LCD_C memory 4	LCDM4	023h
LCD_C memory 5	LCDM5	024h
LCD_C memory 6	LCDM6	025h
LCD_C memory 7	LCDM7	026h
LCD_C memory 8	LCDM8	027h
LCD_C memory 9	LCDM9	028h
LCD_C memory 10	LCDM10	029h
LCD_C memory 11	LCDM11	02Ah
LCD_C memory 12	LCDM12	02Bh
LCD_C memory 13	LCDM13	02Ch
LCD_C memory 14	LCDM14	02Dh
LCD_C memory 15	LCDM15	02Eh
LCD_C memory 16	LCDM16	02Fh
LCD_C memory 17	LCDM17	030h
LCD_C memory 18	LCDM18	031h
LCD_C memory 19	LCDM19	032h
LCD_C memory 20	LCDM20	033h
LCD_C memory 21	LCDM21	034h

Table 6-78. LCD_C Registers (Base Address: 0A00h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
LCD_C memory 22	LCDM22	035h
Reserved		036h
Reserved		037h
LCD_C blinking memory 1	LCDBM1	040h
LCD_C blinking memory 2	LCDBM2	041h
LCD_C blinking memory 3	LCDBM3	042h
LCD_C blinking memory 4	LCDBM4	043h
LCD_C blinking memory 5	LCDBM5	044h
LCD_C blinking memory 6	LCDBM6	045h
LCD_C blinking memory 7	LCDBM7	046h
LCD_C blinking memory 8	LCDBM8	047h
LCD_C blinking memory 9	LCDBM9	048h
LCD_C blinking memory 10	LCDBM10	049h
LCD_C blinking memory 11	LCDBM11	04Ah
LCD_C blinking memory 12	LCDBM12	04Bh
LCD_C blinking memory 13	LCDBM13	04Ch
LCD_C blinking memory 14	LCDBM14	04Dh
LCD_C blinking memory 15	LCDBM15	04Eh
LCD_C blinking memory 16	LCDBM16	04Fh
LCD_C blinking memory 17	LCDBM17	050h
LCD_C blinking memory 18	LCDBM18	051h
LCD_C blinking memory 19	LCDBM19	052h
LCD_C blinking memory 20	LCDBM20	053h
LCD_C blinking memory 21	LCDBM21	054h
LCD_C blinking memory 22	LCDBM22	055h
Reserved	LODDIVIZZ	056h
Reserved		057h
5 to 8 mux modes		00711
LCD_C memory 1	LCDM1	020h
LCD_C memory 2	LCDM2	021h
LCD_C memory 3	LCDM3	022h
LCD_C memory 4	LCDM4	023h
LCD_C memory 5	LCDM5	024h
LCD_C memory 6	LCDM6	025h
LCD_C memory 7	LCDM7	026h
LCD_C memory 8	LCDM8	027h
LCD_C memory 9	LCDM9	028h
LCD_C memory 10	LCDM10	029h
LCD_C memory 11	LCDM11	02Ah
LCD_C memory 12	LCDM12	02Bh
LCD_C memory 13	LCDM13	02Ch
LCD_C memory 14	LCDM14	02Dh
LCD_C memory 15	LCDM15	02Eh
LCD_C memory 16	LCDM16	02Fh
LCD_C memory 17	LCDM17	030h
LCD_C memory 18	LCDM18	031h
LCD_C memory 19	LCDM19	032h
LOD_O MGMOLY 18	LODIVITS	UJZII



Table 6-78. LCD_C Registers (Base Address: 0A00h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
LCD_C memory 20	LCDM20	033h
LCD_C memory 21	LCDM21	034h
LCD_C memory 22	LCDM22	035h
LCD_C memory 23	LCDM23	036h
LCD_C memory 24	LCDM24	037h
LCD_C memory 25	LCDM25	038h
LCD_C memory 26	LCDM26	039h
LCD_C memory 27	LCDM27	03Ah
LCD_C memory 28	LCDM28	03Bh
LCD_C memory 29	LCDM29	03Ch
LCD_C memory 30	LCDM30	03Dh
LCD_C memory 31	LCDM31	03Eh
LCD_C memory 32	LCDM32	03Fh
LCD_C memory 33	LCDM33	040h
LCD_C memory 34	LCDM34	041h
LCD_C memory 35	LCDM35	042h
LCD_C memory 36	LCDM36	043h
LCD_C memory 37	LCDM37	044h
LCD_C memory 38	LCDM38	045h
LCD_C memory 39	LCDM39	046h
LCD_C memory 40	LCDM40	047h
LCD_C memory 41	LCDM41	048h
LCD_C memory 42	LCDM42	049h
LCD_C memory 43	LCDM43	04Ah

Table 6-79. Extended Scan Interface (ESI) Registers (Base Address: 0D00h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ESI debug register 1	ESIDEBUG1	000h
ESI debug register 2	ESIDEBUG2	002h
ESI debug register 3	ESIDEBUG3	004h
ESI debug register 4	ESIDEBUG4	006h
ESI debug register 5	ESIDEBUG5	008h
Reserved		00Ah
Reserved		00Ch
Reserved		00Eh
ESI PSM counter 0	ESICNT0	010h
ESI PSM counter 1	ESICNT1	012h
ESI PSM counter 2	ESICNT2	014h
ESI oscillator counter register	ESICNT3	016h
Reserved		018h
ESI interrupt vector	ESIIV	01Ah
ESI interrupt register 1	ESIINT1	01Ch
ESI interrupt register 2	ESIINT2	01Eh
ESI AFE control register	ESIAFE	020h
ESI PPU control register	ESIPPU	022h
ESI TSM control register	ESITSM	024h
ESI PSM control register	ESIPSM	026h

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



Table 6-79. Extended Scan Interface (ESI) Registers (Base Address: 0D00h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
ESI oscillator control register	ESIOSC	028h
ESI control register	ESICTL	02Ah
ESI PSM counter threshold register 1	ESITHR1	02Ch
ESI PSM counter threshold register 2	ESITHR2	02Eh
ESI A/D conversion memory 1	ESIADMEM1	030h
ESI A/D conversion memory 2	ESIADMEM2	032h
ESI A/D conversion memory 3	ESIADMEM3	034h
ESI A/D conversion memory 4	ESIADMEM4	036h
Reserved		038h
Reserved		03Ah
Reserved		03Ch
Reserved		03Eh
ESI DAC1 register 0	ESIDAC1R0	040h
ESI DAC1 register 1	ESIDAC1R1	042h
ESI DAC1 register 2	ESIDAC1R2	044h
ESI DAC1 register 3	ESIDAC1R3	046h
ESI DAC1 register 4	ESIDAC1R4	048h
ESI DAC1 register 5	ESIDAC1R5	04Ah
ESI DAC1 register 6	ESIDAC1R6	04Ch
ESI DAC1 register 7	ESIDAC1R7	04Eh
ESI DAC2 register 0	ESIDAC2R0	050h
ESI DAC2 register 1	ESIDAC2R1	052h
ESI DAC2 register 2	ESIDAC2R2	054h
ESI DAC2 register 3	ESIDAC2R3	056h
ESI DAC2 register 4	ESIDAC2R4	058h
ESI DAC2 register 5	ESIDAC2R5	05Ah
ESI DAC2 register 6	ESIDAC2R6	05Ch
ESI DAC2 register 7	ESIDAC2R7	05Eh
ESI TSM 0	ESITSM0	060h
ESI TSM 1	ESITSM1	062h
ESI TSM 2	ESITSM2	064h
ESI TSM 3	ESITSM3	066h
ESI TSM 4	ESITSM4	068h
ESI TSM 5	ESITSM5	06Ah
ESI TSM 6	ESITSM6	06Ch
ESI TSM 7	ESITSM7	06Eh
ESI TSM 8	ESITSM8	070h
ESI TSM 9	ESITSM9	072h
ESI TSM 10	ESITSM10	074h
ESI TSM 11	ESITSM11	076h
ESI TSM 12	ESITSM12	078h
ESI TSM 13	ESITSM13	07Ah
ESI TSM 14	ESITSM14	07Ch
ESI TSM 15	ESITSM15	07Eh
ESI TSM 16	ESITSM16	080h
ESI TSM 17	ESITSM17	082h
ESI TSM 18	ESITSM18	084h



Table 6-79. Extended Scan Interface (ESI) Registers (Base Address: 0D00h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
ESI TSM 19	ESITSM19	086h
ESI TSM 20	ESITSM20	088h
ESI TSM 21	ESITSM21	08Ah
ESI TSM 22	ESITSM22	08Ch
ESI TSM 23	ESITSM23	08Eh
ESI TSM 24	ESITSM24	090h
ESI TSM 25	ESITSM25	092h
ESI TSM 26	ESITSM26	094h
ESI TSM 27	ESITSM27	096h
ESI TSM 28	ESITSM28	098h
ESI TSM 29	ESITSM29	09Ah
ESI TSM 30	ESITSM30	09Ch
ESI TSM 31	ESITSM31	09Eh

6.14 Identification

6.14.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 8.2.

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in Section 6.12.

6.14.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 8.2.

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in Section 6.12.

6.14.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the MSP430 Programming Via the JTAG Interface User's Guide (SLAU320).



7 Applications, Implementation, and Layout

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 1-µF plus a 100-nF low-ESR ceramic decoupling capacitor to each AVCC, DVCC, and ESIDVCC pin. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, separated grounds with a single-point connection are recommend for better noise isolation from digital to analog circuits on the board and are especially recommended to achieve high analog accuracy.




Figure 7-1. Power Supply Decoupling

7.1.2 External Oscillator

Depending on the device variant (see Section 3), the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If they are left unused, they must be terminated according to Section 4.6.

Figure 7-2 shows a typical connection diagram.






Figure 7-2. Typical Crystal Connection

See the application report *MSP430 32-kHz Crystal Oscillators* (SLAA322) for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.


7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. Figure 7-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a VCC sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The VCC-sense feature senses the local VCC present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 7-3 and Figure 7-4 show a jumper block that supports both scenarios of supplying VCC to the target board. If this flexibility is not required, the desired VCC connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.

For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User's Guide (SLAU278).






- If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- The upper limit for C1 is 2.2 nF when using current TI tools.

Figure 7-3. Signal Connections for 4-Wire JTAG Communication





- A. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- B. The device RST/NM/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 2.2 nF when using current TI tools.

Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the \overline{RST}/NMI pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The $\overline{\text{RST}}/\text{NMI}$ pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the $\overline{\text{RST}}/\text{NMI}$ pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k Ω pullup resistor to the $\overline{\text{RST}}/\text{NMI}$ pin with a 2.2-nF pulldown capacitor. The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367) for more information on the referenced control registers and bits.

7.1.5 Unused Pins

For details on the connection of unused pins, see Section 4.6.

7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See the application report MSP430 32-kHz Crystal Oscillators (SLAA322) for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- Refer to the Circuit Board Layout Techniques design guide (SLOA089) for a detailed discussion of PCB layout considerations. This document is written primarily about op amps, but the guidelines are generally applicable for all mixed-signal applications.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See the application report MSP430 System-Level ESD Considerations (SLAA530) for guidelines.

7.1.7 Do's and Don'ts

TI recommendeds powering the AVCC, DVCC, and ESIDVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in the *Absolute Maximum Ratings* section. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

7.2 Peripheral- and Interface-Specific Design Information

7.2.1 ADC12_B Peripheral

7.2.1.1 Partial Schematic




Figure 7-5. ADC12 B Grounding and Noise Considerations

7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in Section 7.1.1 combined with the connections shown in Section 7.2.1.1 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.





Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as specified in the Reference module's $I_{O(VREF+)}$ specification.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10-µF capacitor is used to buffer the reference pin and filter any low-frequency ripple. A bypass capacitor of 4.7 µF is used to filter out any high frequency noise.

7.2.1.3 Detailed Design Procedure

For additional design information, see the application report *Designing With the MSP430FR58xx*, *FR59xx*, *FR68xx*, *and FR69xx ADC* (SLAA624).

7.2.1.4 Layout Guidelines

Component that are shown in the partial schematic (see Figure 7-5) should be placed as close as possible to the respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

If differential mode is used for the ADC12_B, the analog differential input signals must be routed closely together to minimize the effect of noise on the resulting signal.

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



7.2.2 LCD_C Peripheral

7.2.2.1 Partial Schematic

Required LCD connections greatly vary by the type of display that is used (static or multiplexed), whether external or internal biasing is used, and also whether the on-chip charge pump is employed. For any display used, there is flexibility as to how the segment (Sx) and common (COMx) signals are connected to the MCU which (assuming that the correct choices are made) can be advantageous for the PCB layout and for the design of the application software.

Because LCD connections are application specific, it is difficult to provide a single one-fits-all schematic. However, for an example of connecting a 4-mux LCD with 40 segment lines that has a total of $4 \times 40 = 160$ individually addressable LCD segments to an MSP430FR6989, see the Gas or Water Meter with 2 LC Sensors Reference Design (TIDM-LC-WATERMTR).

7.2.2.2 Design Requirements

Due to the flexibility of the LCD_C peripheral module to accommodate various segment-based LCDs, selecting the right display for the application in combination with determining specific design requirements is often an iterative process. There can be well-defined requirements in terms of how many individually addressable LCD segments need to be controlled, what the requirements for LCD contrast are, which device pins are available for LCD use and which are required by other application functions, and what the power budget is, to name just a few. TI strongly recommends reviewing the LCD_C peripheral module chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367) during the initial design requirements and decision process. The following table provides a brief overview over different choices that can be made and their impact.

OPTION OR FEATURE	IMPACT OR USE CASE
Multiplexed LCD	 Enable displays with more segments Use fewer device pins LCD contrast decreases as mux level increases Power consumption increases with mux level Requires multiple intermediate bias voltages
Static LCD	 Limited number of segments that can be addressed Use a relatively large number of device pins Use the least amount of power Use only V_{CC} and GND to drive LCD signals
Internal Bias Generation	 Simpler solution – no external circuitry Independent of V_{LCD} source Somewhat higher power consumption
External Bias Generation	 Requires external resistor ladder divider Resistor size depends on display Ability to adjust drive strength to optimize tradeoff between power consumption and good drive of large segments (high capacitive load) External resistor ladder divider can be stabilized through capacitors to reduce ripple
Internal Charge Pump	 Helps ensure a constant level of contrast despite decaying supply voltage conditions (battery-powered applications) Programmable voltage levels allow software-driven contrast control Requires an external capacitor on the LCDCAP pin Higher current consumption than simply using V_{CC} for the LCD driver



7.2.2.3 Detailed Design Procedure

A major component in designing the LCD solution is determining the exact connections between the LCD_C peripheral module and the display itself. Two basic design processes can be employed for this step, although in reality often a balanced co-design approach is recommended:

- PCB layout-driven design
- · Software-driven design

In the PCB layout-driven design process, the segment Sx and common COMx signals are connected to respective MSP430 device pins so that the routing of the PCB can be optimized to minimize signal crossings and to keep signals on one side of the PCB only, typically the top layer. For example, using a multiplexed LCD, it is possible to arbitrarily connect the Sx and COMx signals between the LCD and the MSP430 device as long as segment lines are swapped with segment lines and common lines are swapped with common lines. It is also possible to not contiguously connect all segment lines but rather skip LCD_C module segment connections to optimize layout or to allow access to other functions that may be multiplexed on a particular device port pin. Employing a purely layout-driven design approach, however, can result in the LCD_C module control bits that are responsible for turning on and off segments to appear scattered throughout the memory map of the LCD controller (LCDMx registers). This approach potentially places a rather large burden on the software design that may also result in increased energy consumption due to the computational overhead required to work with the LCD.

The other extreme is a purely software-driven approach that starts with the idea that control bits for LCD segments that are frequently turned on and off together should be co-located in memory in the same LCDMx register or in adjacent registers. For example, in case of a 4-mux display that contains several 7-segment digits, from a software perspective it can be very desirable to control all 7 segments of each digit though a single byte-wide access to an LCDMx register. And consecutive segments are mapped to consecutive LCDMx registers. This allows use of simple look-up tables or software loops to output numbers on an LCD, reducing computational overhead and optimizing the energy consumption of an application. Establishing of the most convenient memory layout needs to be performed in conjunction with the specific LCD that is being used to understand its design constraints in terms of which segment and which common signals are connected to, for example, a digit.

For design information regarding the LCD controller input voltage selection including internal and external options, contrast control, and bias generation, refer to the LCD_C controller chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367).

For additional design information, see the application report *Designing With MSP430* and *Segment LCD* (SLAA654).

7.2.2.4 Layout Guidelines

LCD segment (Sx) and common (COMx) signal traces are continuously switching while the LCD is enabled and should, therefore, be kept away from sensitive analog signals such as ADC inputs to prevent any noise coupling. TI recommends keeping the LCD signal traces on one side of the PCB grouped together in a bus-like fashion. A ground plane underneath the LCD traces and guard traces employed alongside the LCD traces can provide shielding.

If the internal charge pump of the LCD module is used, the externally provided capacitor on the LCDCAP pin should be located as close as possible to the MCU. The capacitor should be connected to the device using a short and direct trace and also have a solid connection to the ground plane that is supplying the V_{SS} pins of the MCU.

For an example layout of connecting a 4-mux LCD with 40 segments to an MSP430FR6989 and using the charge pump feature, see the Gas or Water Meter With Two LC Sensors reference design (TIDM-LC-WATERMTR).

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



7.2.3 Extended Scan Interface (ESI) Peripheral

7.2.3.1 Partial Schematic

The external connections for using the Extended Scan Interface (ESI) peripheral module depend on the ESI operating mode and the application details. For example, using the ESI in conjunction with analog LC sensors requires different connections than using the ESI with resistive sensors. Also, using optical sensors and encoders that have a digital output require different considerations.

For reference implementations of using the ESI to interface with different types of sensors to perform rotation detection, refer to the following table. These reference designs provide the hardware and software design files as well as analysis and user's guides to jumpstart your microcontroller-based projects.

DESIGN NAME	LINK
Gas or Water Meter With Two LC Sensors	TIDM-LC-WATERMTR
Mechanical-to-Electronic Converter With Three LC Sensors for Gas or Water Meter	TIDM-3LC-METER-CONV
Low-Power Flow Meter Design Using Giant Magneto-Resistive (GMR) Sensors	TIDM-GMR-WATERMTR
Low-Power Flow Meter Design Using Optical Sensors	TIDM-OPTICALWATERMTR

For schematic information related to other types of sensors and application use cases, refer to the "Overview of Extended Scan Interface Applications" section in the *Extended Scan Interface (ESI)* chapter of the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* (SLAU367).

7.2.3.2 Design Requirements

The hardware design requirements are specific to the use case and are most affected by the specification of the interaction of the chosen analog or digital sensors with the analog front ends (AFE1 an AFE2) of the ESI. However, when designing the sensor circuit, the other digital parts of the ESI module, namely the preprocessing unit (PPU), the processing state machine (PSM) with its associated RAM, the timing state machine (TSM), and the Timer_A output stage must also be considered to ensure that the processing as required by the application can be performed in an autonomous manner inside the ESI. Refer to the Extended Scan Interface (ESI) chapter of the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide (SLAU367) for additional information regarding the design requirements and constraints of the module.

7.2.3.3 Detailed Design Procedure

TI provides a variety of collateral to aid the design and implementation of the ESI into specific applications, most of which are related to metering. The following table gives an overview of the application notes that are currently available. Additional application notes may be available in the device-specific product folder.

DOCUMENT TITLE	LITERATURE NO.
LC Sensor Rotation Detection With MSP430 Extended Scan Interface (ESI)	SLAA639
Method to Select the Value of LC Sensor for MSP430 Extended Scan Interface (ESI)	SLAA642
Adjustment of ESIOSC Oscillator Frequency	SLAA609
Migrating From MSP430FW42x Scan Interface to MSP430FR6x8x/FR5x8x Extended Scan Interface	SLAA610

For complete and fully documented reference implementations that use the ESI to interface with different types of sensors to perform rotation detection, refer to the table in Section 7.2.3.1.

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986





7.2.3.4 Layout Guidelines

The proper operation of the ESI and the connected sensor front end relies on a good analog board layout. Specifically in case of using the ESI analog front ends to interface with LC type or resistive sensors as typically employed in metering applications, the designer must make sure that the sensitive analog sensor signals are kept separated and guarded from any noise that might occur in the system including but not limited to the switching of LCD segment and common lines, communication signals, or any other type of digital I/O that is toggling. Failure to follow proper precautions may reduce the sensitivity of the solution or may render the application inoperable.

Customers are encouraged to study and follow one of the available TI Designs (see the table in Section 7.2.3.1) for additional guidance. Also see Section 7.1.6 for more information that is applicable to this topic.



8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Tools Support

All MSP430[™] microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at www.ti.com/msp430tools.

8.1.1.1 Hardware Features

See the Code Composer Studio for MSP430 User's Guide (SLAU157) for details on the available features. See the application reports Advanced Debugging Using the Enhanced Emulation Module (EEM) With Code Composer Studio Version 6 (SLAA393) and MSP430TM Advanced Power Optimizations: ULP AdvisorTM and EnergyTraceTM Technology (SLAA603) for further usage information.

MSP430 Architecture	4-Wire JTAG	2-Wire JTAG	Break- points (N)	Range Break- points	Clock Control	State Sequencer	Trace Buffer	LPMx.5 Debugging Support	Energy Trace++
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	Yes	Yes

EnergyTrace technology is supported with Code Composer Studio version 6.0 and newer. It requires specialized debugger circuitry, which is supported with the second-generation on-board eZ-FET flash emulation tool and second-generation standalone MSP-FET JTAG emulator. See the *MSP430TM Advanced Power Optimizations: ULP AdvisorTM and EnergyTraceTM Technology (SLAA603) application report, the Code Composer Studio for MSP430 User's Guide (SLAU157)*, and the MSP430 Hardware Tools User's Guide (SLAU278) for more detailed information.

8.1.1.2 Recommended Hardware Options

8.1.1.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages. See the *MSP430 Hardware Tools User's Guide* (SLAU278) for board design information.

Package	Target Board and Programmer Bundle	Target Board Only
100-pin LQFP (PZ)	MSP-FET430U100D	MSP-TS430PZ100D

8.1.1.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See www.ti.com/msp430tools for details.

8.1.1.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third-party suppliers. See the full list of available tools at www.ti.com/msp430tools.

Part Number	PC Port	Features	Provider
MSP-FET	USB	Fast download and debugging. Supports EnergyTrace++ Technology. Compatible with 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) JTAG modes. Small form factor.	Texas Instruments
MSP-FET430UIF	USB	Legacy interface – superseded by MSP-FET. Compatible with 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) JTAG modes.	Texas Instruments

MSP430FR59891 MSP430FR5988 MSP430FR5987 MSP430FR5986



8.1.1.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

Part Number	PC Port	Features	Provider
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with PC or standalone.	Texas Instruments

8.1.1.3 Recommended Software Options

8.1.1.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open-source solutions are also available. See the full list of available tools at www.ti.com/msp430tools.

This device is supported by the Code Composer Studio™ IDE (CCS).

See the MSP Debug Stack (MSPDS) landing page (<u>www.ti.com/mspds</u>) for useful information about debugging tools.

8.1.1.3.2 MSP430Ware™ Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a standalone package.

8.1.1.3.3 Command-Line Programmer

MSP430 Flasher is an open-source, shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 microcontroller without the need for an IDE.

8.1.2 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430FR69891). Texas Instruments recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

PMS – Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX – Development-support product that has not yet completed Texas Instruments internal qualification testing.

MSP – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:




"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ) and temperature range (for example, I). Figure 8-1 provides a legend for reading the complete device name for any family member.



NOTE: This figure does not represent a complete list of the available features and options, and does not indicate that all of these features and options are available for a given device or family.

Figure 8-1. Device Nomenclature – Part Number Decoder



8.2 Documentation Support

The following documents describe the MSP430FR698x(1) and MSP430FR598x(1) microcontrollers. Copies of these documents are available on the Internet at www.ti.com.

MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's **SLAU367** Guide. Detailed description of all modules and peripherals available in this device family. MSP430FR6989 Device Erratasheet. Describes the known exceptions to the functional SLAZ517 specifications for all silicon revisions of this device. **SLAZ519** MSP430FR69891 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device. **SLAZ518** MSP430FR6988 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device. **SLAZ623** MSP430FR6987 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device. **SLAZ523** MSP430FR5989 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device. **SLAZ525** MSP430FR59891 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device. MSP430FR5988 Device Erratasheet. Describes the known exceptions to the functional SLAZ524 specifications for all silicon revisions of this device. **SLAZ624** MSP430FR5987 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of this device.

8.2.1 Related Links

SLAZ611

Table 8-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

MSP430FR5986 Device Erratasheet. Describes the known exceptions to the functional

Table 8-1. Related Links

specifications for all silicon revisions of this device.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430FR6989	Click here	Click here	Click here	Click here	Click here
MSP430FR69891	Click here	Click here	Click here	Click here	Click here
MSP430FR6988	Click here	Click here	Click here	Click here	Click here
MSP430FR6987	Click here	Click here	Click here	Click here	Click here
MSP430FR5989	Click here	Click here	Click here	Click here	Click here
MSP430FR59891	Click here	Click here	Click here	Click here	Click here
MSP430FR5988	Click here	Click here	Click here	Click here	Click here
MSP430FR5987	Click here	Click here	Click here	Click here	Click here
MSP430FR5986	Click here	Click here	Click here	Click here	Click here



8.2.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.3 Trademarks

EnergyTrace++, MSP430, Code Composer Studio, MSP430Ware, E2E are trademarks of Texas Instruments.

Microsoft is a registered trademark of Microsoft Corporation.

All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

8.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

9 Mechanical, Packaging, and Orderable Information

9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





7-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430FR5986IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5986	Samples
MSP430FR5986IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5986	Samples
MSP430FR5987IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5987	Sample
MSP430FR5987IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5987	Sample
MSP430FR5987IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5987	Sample
MSP430FR5987IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5987	Sample
MSP430FR5988IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5988	Sample
MSP430FR5988IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5988	Sample
MSP430FR5988IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5988	Sample
MSP430FR5988IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5988	Sample
MSP430FR59891IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR59891	Sample
MSP430FR59891IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR59891	Sample
MSP430FR59891IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR59891	Sample
MSP430FR59891IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR59891	Sample
MSP430FR5989IPM	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5989	Sample
MSP430FR5989IPMR	ACTIVE	LQFP	PM	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5989	Sample
MSP430FR5989IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5989	Sample





www.ti.com

7-Aug-2015

Orderable Device	Status	Package Type	Package	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430FR5989IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR5989	Samples
MSP430FR6987IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6987	Samples
MSP430FR6987IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6987	Samples
MSP430FR6987IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6987	Samples
MSP430FR6987IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6987	Samples
MSP430FR6988IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6988	Samples
MSP430FR6988IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6988	Samples
MSP430FR6988IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6988	Samples
MSP430FR6988IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6988	Samples
MSP430FR69891IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR69891	Samples
MSP430FR69891IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR69891	Samples
MSP430FR69891IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR69891	Samples
MSP430FR69891IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR69891	Samples
MSP430FR6989IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6989	Samples
MSP430FR6989IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6989	Samples
MSP430FR6989IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6989	Samples
MSP430FR6989IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	FR6989	Samples
XMS430FR6989IPZR	PREVIEW	/ LQFP	PZ	100		TBD	Call TI	Call TI	-40 to 85		



PACKAGE OPTION ADDENDUM

7-Aug-2015

(1) The marketing status values are defined as follows:

www.ti.com

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Aug-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430FR5986IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR5987IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR5987IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR5987IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR5988IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR5988IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR5988IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR59891IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR59891IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR59891IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR5989IPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSP430FR5989IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR5989IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430FR6987IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430FR6987IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430FR6988IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430FR6988IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430FR69891IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Aug-2015

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430FR69891IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2
MSP430FR6989IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430FR6989IPZR	LQFP	PZ	100	1000	330.0	24.4	17.0	17.0	2.1	20.0	24.0	Q2



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430FR5986IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430FR5987IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430FR5987IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430FR5987IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430FR5988IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430FR5988IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430FR5988IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430FR59891IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430FR59891IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430FR59891IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430FR5989IPMR	LQFP	PM	64	1000	367.0	367.0	45.0
MSP430FR5989IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430FR5989IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430FR6987IPNR	LQFP	PN	80	1000	367.0	367.0	45.0



PACKAGE MATERIALS INFORMATION

www.ti.com 7-Aug-2015

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430FR6987IPZR	LQFP	PZ	100	1000	367.0	367.0	45.0
MSP430FR6988IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430FR6988IPZR	LQFP	PZ	100	1000	367.0	367.0	45.0
MSP430FR69891IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430FR69891IPZR	LQFP	PZ	100	1000	367.0	367.0	45.0
MSP430FR6989IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430FR6989IPZR	LQFP	PZ	100	1000	367.0	367.0	45.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity