-
Notifications
You must be signed in to change notification settings - Fork 97
/
attribute_types_hb.xml
executable file
·1697 lines (1602 loc) · 44.5 KB
/
attribute_types_hb.xml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/targeting/common/xmltohb/attribute_types_hb.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2012,2020 -->
<!-- [+] Google Inc. -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- =====================================================================
HOST BOOT ATTRIBUTE TYPES
Contains the definition of hostboot attributes which should not be
synced to/from FSP
================================================================= -->
<attributes>
<attribute>
<id>ALLOW_ATTR_OVERRIDES_IN_SECURE_MODE</id>
<description>
Indicates if Attribute Overrides are allowed when the system is booted
in secure mode. The default is 0x0, where attribute overrides are not
allowed. However, the SBE can read mailbox scratch register 3 bit 7
to set it to 0x1, meaning that attribute overrides are allowed. The SBE
passes this information up to hostboot via the bootloader.
0x00 = Attribute Overrides are not allowed (default)
0x01 = Attribute Overrides are allowed
</description>
<simpleType>
<uint8_t>
<default>0x00</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<writeable/>
<readable/>
<hbOnly/>
</attribute>
<attribute>
<id>ASSUME_SBE_QUIESCED</id>
<description>
Returns whether to treat SBE as quiesced or not. When Hostboot goes
through an SBE update (always during key transition, possibly during
normal flow), it may attempt to quiesce the SBE. Whether or not this
was successful, firmware should treat the SBE as if it had been
quiesced (and inhibit attribute synchronization during shutdown, etc.)
Valid values (bool):
0x00: Do not assume SBE is quiesced
!0x00: Assume SBE is quiesced
</description>
<simpleType>
<uint8_t>
<default>0</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>ATTN_CHK_ALL_PROCS</id>
<description>
Used to tell ATTN code whether to chk MASTER(0) OR all PROCs(1)
when the checkForIplAttns routine is called.
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>CENTAUR_REGISTER_CACHE_PTR</id>
<description>
Pointer to Secure Boot Centaur SCOM register cache
</description>
<simpleType>
<uint64_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<description>
Are we doing checkstop analysis on
systems as we are booting back up based
on information captured in FIRDATA section.
</description>
<id>CHKSTOP_ANALYSIS_ON_STARTUP</id>
<persistency>volatile-zeroed</persistency>
<readable/>
<simpleType>
<uint8_t/>
</simpleType>
<writeable/>
</attribute>
<enumerationType>
<description>Enum for CHKSTOP_ANALYSIS_ON_STARTUP</description>
<enumerator>
<name>NOT_ANALYZING_DEFAULT</name>
<value>0</value>
</enumerator>
<enumerator>
<name>ANALYZING_CHECKSTOP</name>
<value>1</value>
</enumerator>
<id>CHKSTOP_ANALYSIS_ON_STARTUP</id>
</enumerationType>
<attribute>
<id>CLEAR_DIMM_SPD_ENABLE</id>
<description>
Used to enable clearing of SPD on all present DIMMs. This attribute is
set via attribute override.
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>DIMM_SPD_BYTE_SIZE</id>
<description>The size of DIMM (in bytes) within the SPD. This a raw value,
512 = 512 bytes, 1024 = 1024 bytes or 1 kilobyte, etc.
This is set programatically, not designed for a static value.
</description>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<simpleType>
<uint32_t/>
</simpleType>
</attribute>
<attribute>
<id>DRTM_PAYLOAD_ADDR_MB_HB</id>
<description>
Physical address of DRTM payload in megabytes. 0 MB is not considered to
be a valid DRTM payload address
</description>
<simpleType>
<uint32_t>
<default>0</default>
</uint32_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>DYNAMIC_I2C_DEVICE_ADDRESS</id>
<description>
This attribute is used when a given target could have different
i2c device addresses depending on which manufacture's device we
are using.
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>EARLY_TESTCASES_ISTEP</id>
<description>
Indicates which istep we should execute the CXX testcases after, if
CONFIG_EARLY_TESTCASES is set.
Format: 0xMMmm, where MM=major step, mm=minor step, e.g. 6.9=0x0609.
</description>
<simpleType>
<uint16_t>
<!-- Default to running as soon as Hostboot is able -->
<default>0x0609</default>
</uint16_t>
</simpleType>
<persistency>non-volatile</persistency>
<readable/>
</attribute>
<attribute>
<id>EEPROM_PAGE_ARRAY</id>
<description>
Used to keep track of which EEPROM page the current I2C master bus is set to
0 = PAGE_ZERO
1 = PAGE_ONE
2 = UNKNOWN_PAGE
</description>
<simpleType>
<uint8_t>
<default>2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2</default>
</uint8_t>
<array>4,4</array>
</simpleType>
<persistency>volatile</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>FORCE_PRE_PAYLOAD_DRTM</id>
<description>
If Hostboot is compiled with CONFIG_DRTM_TRIGGERING, controls
whether Hostboot will initiate a DRTM late launch sequence in place of
loading the payload. This attribute should always be compiled in not to
force the late launch sequence; it is designed to be changed via
attribute overrides only, to facilitate testing.
0x00: Do not force a DRTM late launch sequence
0x01: Force a DRTM late launch sequence (if not a DRTM boot)
</description>
<simpleType>
<uint8_t>
<default>0</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
</attribute>
<enumerationType>
<description>
Enumeration specifying a target's CEC degraded mode domain
</description>
<default>NO</default>
<enumerator>
<name>NO</name>
<value>0</value>
</enumerator>
<enumerator>
<name>BAR_MISMATCH</name>
<value>1</value>
</enumerator>
<id>FORCE_SBE_UPDATE</id>
</enumerationType>
<attribute>
<id>FORCE_SBE_UPDATE</id>
<description>
Set to non-zero to force a SBE update at various places in the IPL.
</description>
<simpleType>
<enumeration>
<id>FORCE_SBE_UPDATE</id>
<default>NO</default>
</enumeration>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<!-- Need to add this explicitly to handle the Axone case -->
<id>FREQ_MCA_MHZ</id>
<description>
The frequency of the memory controller channel. In synchronous mode,
this is equivalent to ATTR_FREQ_PB_MHZ. This may be independently set
per pair of memory channels if operating in asynchronous mode,
but this configuration is not anticipated. This clock drives the MCU queues,
and all the associated logic that drives the inputs to the DMI and reads
its outputs
</description>
<simpleType>
<uint32_t/>
</simpleType>
<persistency>non-volatile</persistency>
<readable/>
<writeable/>
<hwpfToHbAttrMap>
<id>ATTR_FREQ_MCA_MHZ</id>
<macro>DIRECT</macro>
</hwpfToHbAttrMap>
</attribute>
<attribute>
<id>FSI_MASTER_MUTEX</id>
<description>Mutex for FSI Master Operations</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>FSI_SCOM_MUTEX</id>
<description>Mutex for FSI-based SCOM Operations</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>GPIO_INFO_PHYS_PRES</id>
<description>Information needed to address GPIO device that corresponds
to the Physical Presence Detect circuit</description>
<complexType>
<description>Structure to define the addessing for an I2C
slave device.</description>
<field>
<name>i2cMasterPath</name>
<description>Entity path to the chip that contains the I2C
master</description>
<type>EntityPath</type>
<default>physical:sys-0/node-0/proc-0</default>
</field>
<field>
<name>port</name>
<description>Port from the I2C Master device. This is a 6-bit
value.</description>
<type>uint8_t</type>
<default>0</default>
</field>
<field>
<name>devAddr</name>
<description>Device address on the I2C bus. This is a 7-bit value,
but then shifted 1 bit left.</description>
<type>uint8_t</type>
<default>0xC0</default>
</field>
<field>
<name>engine</name>
<description>I2C master engine. This is a 2-bit
value.</description>
<type>uint8_t</type>
<default>2</default>
</field>
<field>
<name>windowOpenPin</name>
<description>Logical GPIO pin number used to open or close the physcial
presence window</description>
<type>uint8_t</type>
<default>0</default>
</field>
<field>
<name>physicalPresencePin</name>
<description>Logical GPIO pin number used to determine if physical
presence was asserted</description>
<type>uint8_t</type>
<default>1</default>
</field>
<!-- i2c Mux Bus Selector Definition -->
<field>
<default>0xFF</default>
<description>Determines which of the N selectable buses the mux
will connect to. OxFF indicates no mux present
or N/A.</description>
<name>i2cMuxBusSelector</name>
<type>uint8_t</type>
</field>
<!-- i2c Mux Path Definition -->
<field>
<!-- NOTE: physical:sys-0 implies that there is no mux in
the bus path for this part. -->
<default>physical:sys-0</default>
<description>Entity path to the I2C mux for this device.</description>
<name>i2cMuxPath</name>
<type>EntityPath</type>
</field>
</complexType>
<persistency>non-volatile</persistency>
<readable/>
</attribute>
<!-- TODO RTC 122856 When support for HB only volatile attributes with non-zero
default is implemented, update default value to match the description,
Until that happens, code must set the appropriate default if needed. -->
<attribute>
<id>HBRT_HYP_ID</id>
<description>
Effective ID used by the hypervisor to specify a given target. A value
of 0xFFFFFFFFFFFFFFFF means invalid/unknown.
</description>
<simpleType>
<uint64_t>
<default>0</default>
</uint64_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_EXISTING_IMAGE</id>
<description>Indicates which logical nodes have a hostboot image.</description>
<!-- Bit position [0-7] (left to right) represents logical node.
'1' means the logical node has an active hostboot image.
-->
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_INITIATED_PM_RESET</id>
<description>
Indicates that a chip has already been put into reset elsewhere
such that the next reset request will be skipped.
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<enumerationType>
<id>HB_INITIATED_PM_RESET</id>
<description>Enum for HB_INITIATED_PM_RESET</description>
<enumerator>
<!-- Default state, no extra reset has been performed -->
<name>INACTIVE</name>
<value>0</value>
</enumerator>
<enumerator>
<!-- Currently in the middle of doing an extra reset -->
<name>IN_PROGRESS</name>
<value>1</value>
</enumerator>
<enumerator>
<!-- Chip has already been reset -->
<name>COMPLETE</name>
<value>2</value>
</enumerator>
</enumerationType>
<attribute>
<id>HB_MUTEX_SERIALIZE_TEST_LOCK</id>
<description>Hostboot mutex for serializing certain tests</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<!-- For POD Testing -->
<attribute>
<id>HB_MUTEX_TEST_LOCK</id>
<description>Host boot mutex for testing</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_NODE_COMM_ABUS_MUTEX</id>
<description>Mutex to guard Node Comm ABUS register access</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_NODE_COMM_XBUS_MUTEX</id>
<description>Mutex to guard Node Comm XBUS register access</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_RECURSIVE_MUTEX_TEST_LOCK</id>
<description>Host boot recursive mutex for testing</description>
<simpleType>
<hbrecursivemutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_RSV_MEM_NEXT_SECTION</id>
<description>
The next HB reserved memory section available to assign
a new reserved memory range.
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>HB_SBE_SEEPROM_VERSION_MISMATCH</id>
<description>
Describes if the processor's SBE's seeprom versions match or not
0x0 = MATCH
0x1 = MISMATCH
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>HB_TARGET_SCOMABLE</id>
<description>
This attribute indicates if the target can be SCOMed.
It's used in FSP only but declared here because the attribute
is defined in chip_attributes.xml, which is a common file
between FSP and HB (without this, HB will get a compilation error).
</description>
<simpleType>
<uint8_t>
<default>0x0</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
<hwpfToHbAttrMap>
<id>ATTR_TARGET_SCOMABLE</id>
<macro>DIRECT</macro>
</hwpfToHbAttrMap>
</attribute>
<attribute>
<id>HB_TPM_INIT_ATTEMPTED</id>
<description>
Whether TPM initialization was attempted or not
0x00 (false) = Did not attempt to initialize TPM
0x01 (true) = Attempted to initialize TPM
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_TPM_LOG_MGR_PTR</id>
<description>Pointer to TPM log manager</description>
<simpleType>
<uint64_t>
<default>0</default>
</uint64_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HB_TPM_MUTEX</id>
<description>Mutex to guard TPM access</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HIDDEN_ERRLOGS_ENABLE</id>
<description>
Used to decide whether or not to prevent INFORMATIONAL/RECOVERED error
logs from being sent to the BMC via SEL/eSEL, saved to the PNOR, and
displayed to the console.
0 = Prevent INFORMATIONAL/RECOVERED error logs from being processed.
1 = Send only INFORMATIONAL error logs.
2 = Send only RECOVERED error logs.
3 = Allow all hidden error logs to be processed.
</description>
<simpleType>
<uint8_t>
<default>0</default>
</uint8_t>
</simpleType>
<persistency>volatile</persistency>
<readable/>
</attribute>
<enumerationType>
<id>HIDDEN_ERRLOGS_ENABLE</id>
<description>Enumeration of HIDDEN_ERRLOGS_ENABLE</description>
<enumerator>
<name>NO_HIDDEN_LOGS</name>
<value>0</value>
</enumerator>
<enumerator>
<name>ALLOW_INFORMATIONAL</name>
<value>1</value>
</enumerator>
<enumerator>
<name>ALLOW_RECOVERED</name>
<value>2</value>
</enumerator>
<enumerator>
<name>ALLOW_ALL_LOGS</name>
<value>3</value>
</enumerator>
</enumerationType>
<attribute>
<id>HOMER_HCODE_LOADED</id>
<description>
Attribute to check if HCODE is loaded in HOMER
</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>HOMER_VIRT_ADDR</id>
<description>
Virtual address where HOMER memory is mapped into. If value is zero,
memory must be mapped into virtual space.
</description>
<simpleType>
<uint64_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_ENGINE_MUTEX_0</id>
<description>Mutex for I2C Master engine 0</description>
<simpleType>
<hbrecursivemutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_ENGINE_MUTEX_1</id>
<description>Mutex for I2C Master engine 1</description>
<simpleType>
<hbrecursivemutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_ENGINE_MUTEX_2</id>
<description>Mutex for I2C Master engine 2</description>
<simpleType>
<hbrecursivemutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_ENGINE_MUTEX_3</id>
<description>Mutex for I2C Master engine 3</description>
<simpleType>
<hbrecursivemutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_PAGE_MUTEX_0</id>
<description>
Mutex to protect page select operations for I2C Master engine 0
</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_PAGE_MUTEX_1</id>
<description>
Mutex to protect page select operations for I2C Master engine 1
</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_PAGE_MUTEX_2</id>
<description>
Mutex to protect page select operations for I2C Master engine 2
</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>I2C_PAGE_MUTEX_3</id>
<description>
Mutex to protect page select operations for I2C Master engine 3
</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>IBSCOM_ENABLE_OVERRIDE</id>
<description>Used to force IBSCOM enabled for lab testing</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<hbOnly/>
</attribute>
<attribute>
<id>IBSCOM_MUTEX</id>
<description>Mutex for Inband SCOM Operations</description>
<simpleType>
<hbmutex/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>IBSCOM_VIRTUAL_ADDR</id>
<description>Cached Virtual Address of Inband Scom memory space for this Chip</description>
<simpleType>
<uint64_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>IPC_NODE_BUFFER_GLOBAL_ADDRESS</id>
<description>Global IPC Buffer Addresseses for each Node
dimension: node number (0:7)
</description>
<simpleType>
<uint64_t/>
<array>8</array>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<enumerationType>
<id>IPMI_SENSOR_ARRAY</id>
<description>Enumeration defining the offsets into the
IPMI_SENSORS array.</description>
<enumerator>
<name>NAME_OFFSET</name>
<value>0x00</value>
</enumerator>
<enumerator>
<name>NUMBER_OFFSET</name>
<value>0x01</value>
</enumerator>
</enumerationType>
<attribute>
<id>IS_DRTM_MPIPL_HB</id>
<description>
Indicates if this is a DRTM MPIPL flow or not.
0x00 = Not a DRTM MPIPL
0x01 = DRTM MPIPL
</description>
<simpleType>
<uint8_t>
<default>0</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>IS_MPIPL_HB</id>
<description>1 = in Memory Preserving IPL mode. 0 = in normal IPL mode.</description>
<simpleType>
<uint8_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
<hwpfToHbAttrMap>
<id>ATTR_IS_MPIPL</id>
<macro>DIRECT</macro>
</hwpfToHbAttrMap>
</attribute>
<attribute>
<id>IS_SLAVE_DRAWER</id>
<description>0 = is master node, 1 = is slave node</description>
<simpleType>
<uint8_t>
<default>0</default>
</uint8_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>MASTER_MBOX_SCRATCH</id>
<description>
Value of the master mailbox scratch regs
at the beginning of the boot. Need to save these
away since HB uses some of them for communication purposes.
</description>
<simpleType>
<uint32_t/>
<array>8</array>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>MEMD_OFFSET</id>
<description>
Working offset for MEMD section, this allows us to move between
the different MEMD instances and the MEMD header.
</description>
<simpleType>
<uint64_t/>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>MMIO_PHYS_ADDR</id>
<description>
Physical memory address this device has been mapped to.
</description>
<simpleType>
<uint64_t>
<default>0</default>
</uint64_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>MMIO_VM_ADDR</id>
<description>
Virtual memory address this device has been mapped to.
</description>
<simpleType>
<uint64_t>
<default>0</default>
</uint64_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
</attribute>
<attribute>
<id>MPIPL_HB_MDRT_COUNT</id>
<description>Actual MDRT count in Memory Preserving IPL mode.</description>
<simpleType>
<uint32_t>
<default>0</default>
</uint32_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>MRW_DDR3_VDDR_MAX_LIMIT_EFF_CONFIG</id>
<description>Maximum voltage limit for the dynamic VID DDR3 VDDR
voltage setpoint. In mV.
</description>
<simpleType>
<uint32_t>
<default>0</default>
</uint32_t>
</simpleType>
<persistency>volatile-zeroed</persistency>
<readable/>
<writeable/>
<hbOnly/>
</attribute>
<attribute>
<id>MRW_DDR4_VDDR_MAX_LIMIT_EFF_CONFIG</id>
<description>Maximum voltage limit for the dynamic VID DDR4 VDDR voltage