Skip to content

Commit

Permalink
Added RMW Thresh10 Spec Disable to initfiles
Browse files Browse the repository at this point in the history
Change-Id: Ie0e4939a1c1094122ebde4a25f4332bf20f5f356
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/58362
Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: DANIEL C. HOWE <dchowe@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/58367
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
  • Loading branch information
adamant1 authored and dcrowell77 committed May 20, 2018
1 parent 3c2fdb8 commit 3c4217b
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions src/import/chips/p9/procedures/hwp/initfiles/p9c_dmi_scom.C
Original file line number Diff line number Diff line change
Expand Up @@ -35,6 +35,7 @@ constexpr uint64_t literal_12 = 12;
constexpr uint64_t literal_4 = 4;
constexpr uint64_t literal_0b0100 = 0b0100;
constexpr uint64_t literal_28 = 28;
constexpr uint64_t literal_0b01010 = 0b01010;
constexpr uint64_t literal_0 = 0;
constexpr uint64_t literal_8 = 8;
constexpr uint64_t literal_0x1 = 0x1;
Expand Down Expand Up @@ -125,6 +126,7 @@ fapi2::ReturnCode p9c_dmi_scom(const fapi2::Target<fapi2::TARGET_TYPE_DMI>& TGT0
constexpr auto l_MC01_CHAN0_ATCL_CL_CLSCOM_MCPERF2_ENABLE_REFRESH_BLOCK_DISP_OFF = 0x0;
l_scom_buffer.insert<18, 1, 63, uint64_t>(l_MC01_CHAN0_ATCL_CL_CLSCOM_MCPERF2_ENABLE_REFRESH_BLOCK_DISP_OFF );
l_scom_buffer.insert<50, 5, 59, uint64_t>(literal_28 );
l_scom_buffer.insert<55, 5, 59, uint64_t>(literal_0b01010 );

if ((l_def_ENABLE_DYNAMIC_64_128B_READS == literal_1))
{
Expand Down

0 comments on commit 3c4217b

Please sign in to comment.