-
Notifications
You must be signed in to change notification settings - Fork 97
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocks
Change-Id: Ia2fb009b6495502a959b4df5806ada1a247f214f Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41478 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
- Loading branch information
1 parent
cfc04f8
commit 5cc5b66
Showing
1 changed file
with
56 additions
and
0 deletions.
There are no files selected for viewing
56 changes: 56 additions & 0 deletions
56
src/import/chips/p9/procedures/xml/error_info/p9_avsbus_lib_errors.xml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,56 @@ | ||
<!-- IBM_PROLOG_BEGIN_TAG --> | ||
<!-- This is an automatically generated prolog. --> | ||
<!-- --> | ||
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_avsbus_lib_errors.xml $ --> | ||
<!-- --> | ||
<!-- OpenPOWER HostBoot Project --> | ||
<!-- --> | ||
<!-- Contributors Listed Below - COPYRIGHT 2015,2017 --> | ||
<!-- [+] International Business Machines Corp. --> | ||
<!-- --> | ||
<!-- --> | ||
<!-- Licensed under the Apache License, Version 2.0 (the "License"); --> | ||
<!-- you may not use this file except in compliance with the License. --> | ||
<!-- You may obtain a copy of the License at --> | ||
<!-- --> | ||
<!-- http://www.apache.org/licenses/LICENSE-2.0 --> | ||
<!-- --> | ||
<!-- Unless required by applicable law or agreed to in writing, software --> | ||
<!-- distributed under the License is distributed on an "AS IS" BASIS, --> | ||
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or --> | ||
<!-- implied. See the License for the specific language governing --> | ||
<!-- permissions and limitations under the License. --> | ||
<!-- --> | ||
<!-- IBM_PROLOG_END_TAG --> | ||
|
||
<!-- *HWP HWP Owner: Greg Still <stillgs @us.ibm.com> --> | ||
<!-- *HWP FW Owner: Bilicon Patil <bilpatil@in.ibm.com> --> | ||
<!-- *HWP Team: PM --> | ||
<!-- *HWP Level: 1 --> | ||
<!-- *HWP Consumed by: FSP:HS --> | ||
|
||
<!-- Error definitions for p9_avsbus_lib procedure --> | ||
<hwpErrors> | ||
<!-- ******************************************************************** --> | ||
<hwpError> | ||
<rc>RC_PROCPM_AVSBUS_READVOLTAGE_TIMEOUT</rc> | ||
<description> | ||
A timeout occured reading voltage from an AVSBus interface | ||
</description> | ||
</hwpError> | ||
<!-- ******************************************************************** --> | ||
<hwpError> | ||
<rc>RC_PROCPM_AVSBUS_WRITEVOLTAGE_TIMEOUT</rc> | ||
<description> | ||
A timeout occured writing a voltage to an AVSBus interface | ||
</description> | ||
</hwpError> | ||
<!-- ******************************************************************** --> | ||
<hwpError> | ||
<rc>RC_PROCPM_AVSBUS_IDLEFRAME_TIMEOUT</rc> | ||
<description> | ||
A timeout occured writing an idle from to an AVSBus interface | ||
</description> | ||
</hwpError> | ||
<!-- ******************************************************************** --> | ||
</hwpErrors> |