Skip to content

Commit

Permalink
Revert "Add DDR4 RCD attributes from the EXP resp structure"
Browse files Browse the repository at this point in the history 
This reverts commit 8e08836.

Change-Id: Ic7cc9f89c5a37bb0a34e1cd7d45c31b53e3e9ac1
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/92208
Reviewed-by: Daniel M Crowell <dcrowell@us.ibm.com>
Tested-by: Daniel M Crowell <dcrowell@us.ibm.com>
  • Loading branch information
@dcrowell77
dcrowell77 committed Feb 24, 2020
1 parent 8e08836 commit 6332cba
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 227 deletions.
208 changes: 0 additions & 208 deletions src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml
View file
Expand Up @@ -523,212 +523,4 @@
<mssAccessorName>post_memdiags_read_subtest_fail_behavior</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC00</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC00: Global Features Control Word from the DDR4 RCD Spec.
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc00</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC01</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC01: Clock Driver Enable Control Word from the DDR4 RCD Spec.
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc01</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC03</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC03 - CA and CS Signals Driver Characteristics Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc03</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC04</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC04 - ODT and CKE Signals Driver Characteristics Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc04</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC05</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC05 - Clock Driver Characteristics Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc05</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC0B</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
Operating Voltage VDD and VrefCA Source Control Word from the DDR4 RCD Spec.
From the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc0b</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC0E</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC0E - Parity, NV Mode Enable, and ALERT Configuration Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc0e</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC0F</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC0F - Command Latency Adder Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc0f</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC1X</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC1x - Internal VrefCA Control Word from the DDR4 RCD Spec;
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc1x</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F0RC7X</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F0RC7x: IBT Control Word from the DDR4 RCD Spec;
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f0rc7x</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F1RC00</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F1RC00: Data Buffer Interface Driver Characteristics Control Word from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f1rc00</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F1RC02</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F1RC02 - CA and CS Output Slew Rate Control from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f1rc02</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F1RC03</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F1RC03 - ODT and CKEn Output Slew Rate Control from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f1rc03</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F1RC04</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F1RC04 - Clock Driver Output Slew Rate Control from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f1rc04</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MSS_EXP_RESP_DDR4_F1RC05</id>
<targetType>TARGET_TYPE_OCMB_CHIP</targetType>
<description>
F1RC05 - Data Buffer Interface Output Slew Rate Control from the DDR4 RCD Spec.
From user_response_rc_msdg_t in draminit..
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<array>2</array>
<writeable/>
<mssAccessorName>exp_resp_ddr4_f1rc05</mssAccessorName>
</attribute>
</attributes>
20 changes: 1 addition & 19 deletions src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_eff_attributes.xml
View file
Expand Up @@ -5,7 +5,7 @@
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2020 -->
<!-- Contributors Listed Below - COPYRIGHT 2019 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
Expand Down Expand Up @@ -141,22 +141,4 @@
<mssAccessorName>tsv_8h_support</mssAccessorName>
</attribute>

<attribute>
<id>ATTR_MEM_EFF_SUPPORTED_RCD</id>
<targetType>TARGET_TYPE_MEM_PORT</targetType>
<description>
ARRAY[DIMM]
Byte 264: Registered Clock Drivers (RCD).
DDIMM SPD spec.
Module’s supported RCD options
</description>
<initToZero></initToZero>
<valueType>uint8</valueType>
<enum>NO_RCD = 0, RCD_PER_CHANNEL_1 = 1</enum>
<writeable/>
<array>2</array>
<mssUnits>bool</mssUnits>
<mssAccessorName>supported_rcd</mssAccessorName>
</attribute>

</attributes>

0 comments on commit 6332cba

Please sign in to comment.