Skip to content

Commit

Permalink
Allow single dimm configurations in Axone
Browse files Browse the repository at this point in the history
This attribute was likely copied from Cumulus where single dimm
configurations we invalid. In Axone single dimm configurations should
be valid. I hit this during bringup when I had the simics scripts configured
in a way that was only making a single dimm detectable

Change-Id: I13908a18ba22a63fae74c68f2d43221dce0a07f1
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/73194
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Chen Du <duchen@us.ibm.com>
Reviewed-by: Matt Derksen <mderkse1@us.ibm.com>
Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
  • Loading branch information
crgeddes authored and dcrowell77 committed Mar 17, 2019
1 parent 5588cf8 commit b397d8d
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion src/usr/targeting/common/xmltohb/simics_AXONE.system.xml
Original file line number Diff line number Diff line change
Expand Up @@ -259,7 +259,7 @@
</attribute>
<attribute>
<id>MSS_INTERLEAVE_ENABLE</id>
<default>0x06</default>
<default>0x07</default>
</attribute>
<attribute>
<id>MSS_MBA_ADDR_INTERLEAVE_BIT</id>
Expand Down

0 comments on commit b397d8d

Please sign in to comment.