Skip to content

Commit

Permalink
reverting FIRs to master values, setting only bit 8
Browse files Browse the repository at this point in the history
Change-Id: Ib3c25e8ac1c98e7709d08e897f071e4e9c791e06
Original-Change-Id: I9ff37faffad1c6c2323c501a5c55992a81fc9fd8
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35575
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
  • Loading branch information
Juan Medina authored and Shakeebbk committed Sep 12, 2017
1 parent 9f76433 commit 49acd4a
Showing 1 changed file with 19 additions and 0 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -2090,6 +2090,25 @@
</chip>
</chipEcFeature>
</attribute>

<attribute>
<id>ATTR_CHIP_EC_FEATURE_HW395939</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
For DD1, VAS has no BAR disable bit. Adding attribute to enable non zero
init for the MMIO BARs. Issue HW395939
</description>
<chipEcFeature>
<chip>
<name>ENUM_ATTR_NAME_NIMBUS</name>
<ec>
<value>0x20</value>
<test>LESS_THAN</test>
</ec>
</chip>
</chipEcFeature>
</attribute>

<!-- ******************************************************************** -->
<!-- Memory Section -->
<!-- ******************************************************************** -->
Expand Down

0 comments on commit 49acd4a

Please sign in to comment.