Skip to content

Commit

Permalink
Add missing timing attrs to p9a_eff_config
Browse files Browse the repository at this point in the history
Change-Id: I0270bec76fa1146c3c74cc125f838f5602b8a5b8
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78564
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com>
Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/81019
Reviewed-by: RAJA DAS <rajadas2@in.ibm.com>
Tested-by: RAJA DAS <rajadas2@in.ibm.com>
  • Loading branch information
stermole authored and RAJA DAS committed Jul 25, 2019
1 parent c4bf31c commit e9cd754
Show file tree
Hide file tree
Showing 2 changed files with 60 additions and 0 deletions.
15 changes: 15 additions & 0 deletions src/import/generic/memory/lib/utils/shared/mss_generic_consts.H
Expand Up @@ -225,6 +225,21 @@ enum generic_ffdc_codes
SET_COL_ADDR_BITS = 0x1082,
SET_ROW_ADDR_BITS = 0x1083,
SET_3DS_HEIGHT = 0x1084,
SET_DRAM_CWL = 0x1085,
SET_DRAM_TREFI = 0x1086,
SET_DRAM_TCCD_L = 0x1087,
SET_DRAM_TWTR_L = 0x1088,
SET_DRAM_TWTR_S = 0x1089,
SET_DRAM_TFAW = 0x108A,
SET_DRAM_TRCD = 0x108B,
SET_DRAM_TRP = 0x108C,
SET_DRAM_TRAS = 0x108D,
SET_DRAM_TWR = 0x108E,
SET_DRAM_TRTP = 0x108F,
SET_DRAM_TRRD_S = 0x1090,
SET_DRAM_TRRD_L = 0x1091,
SET_DRAM_TRFC = 0x1092,
SET_DRAM_TRFC_DLR = 0x1093,


// Power thermal functions
Expand Down
45 changes: 45 additions & 0 deletions src/import/generic/procedures/xml/error_info/generic_error.xml
Expand Up @@ -88,6 +88,26 @@
</deconfigure>
</hwpError>

<hwpError>
<rc>RC_MSS_FAILED_TO_FIND_TRFC</rc>
<description>
Unable to find tRFC (ps) from map with SDRAM density key
</description>
<ffdc>SDRAM_DENSITY</ffdc>
<ffdc>REFRESH_MODE</ffdc>
<callout>
<target>DIMM_TARGET</target>
<priority>MEDIUM</priority>
</callout>
<deconfigure>
<target>DIMM_TARGET</target>
</deconfigure>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>

<hwpError>
<rc>RC_MSS_FREQ_CL_EXCEEDS_TAA_MAX</rc>
<description>
Expand Down Expand Up @@ -373,6 +393,18 @@
</callout>
</hwpError>

<hwpError>
<rc>RC_MSS_INVALID_FINE_REFRESH_MODE</rc>
<description>
Invalid fine refresh mode received from the mrw
</description>
<ffdc>FINE_REF_MODE</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>

<hwpError>
<rc>RC_MSS_INVALID_HYBRID_MODULE</rc>
<description>
Expand Down Expand Up @@ -424,6 +456,19 @@
</callout>
</hwpError>

<hwpError>
<rc>RC_MSS_INVALID_REFRESH_RATE_REQUEST</rc>
<description>
Invalid refresh request rate received.
Possibly due to bad MRW setting for ATTR_MSS_MRW_REFRESH_RATE_REQUEST.
</description>
<ffdc>REFRESH_RATE_REQUEST</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>

<hwpError>
<rc>RC_MSS_INVALID_SPD_PARAMETER_RECEIVED</rc>
<description>
Expand Down

0 comments on commit e9cd754

Please sign in to comment.