/
if_dwge.c
1839 lines (1530 loc) · 47.6 KB
/
if_dwge.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* $OpenBSD: if_dwge.c,v 1.22 2024/02/08 20:50:34 kettenis Exp $ */
/*
* Copyright (c) 2008, 2019 Mark Kettenis <kettenis@openbsd.org>
* Copyright (c) 2017 Patrick Wildt <patrick@blueri.se>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*
* Driver for the Synopsys Designware ethernet controller.
*/
#include "bpfilter.h"
#include "kstat.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/mbuf.h>
#include <sys/queue.h>
#include <sys/socket.h>
#include <sys/sockio.h>
#include <sys/timeout.h>
#include <machine/bus.h>
#include <machine/fdt.h>
#include <net/if.h>
#include <net/if_media.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_clock.h>
#include <dev/ofw/ofw_gpio.h>
#include <dev/ofw/ofw_misc.h>
#include <dev/ofw/ofw_pinctrl.h>
#include <dev/ofw/ofw_regulator.h>
#include <dev/ofw/fdt.h>
#include <dev/mii/mii.h>
#include <dev/mii/miivar.h>
#if NBPFILTER > 0
#include <net/bpf.h>
#endif
#if NKSTAT > 0
#include <sys/kstat.h>
#endif
#include <netinet/in.h>
#include <netinet/if_ether.h>
/* Registers */
#define GMAC_MAC_CONF 0x0000
#define GMAC_MAC_CONF_JD (1 << 22)
#define GMAC_MAC_CONF_BE (1 << 21)
#define GMAC_MAC_CONF_DCRS (1 << 16)
#define GMAC_MAC_CONF_PS (1 << 15)
#define GMAC_MAC_CONF_FES (1 << 14)
#define GMAC_MAC_CONF_LM (1 << 12)
#define GMAC_MAC_CONF_DM (1 << 11)
#define GMAC_MAC_CONF_TE (1 << 3)
#define GMAC_MAC_CONF_RE (1 << 2)
#define GMAC_MAC_FRM_FILT 0x0004
#define GMAC_MAC_FRM_FILT_PM (1 << 4)
#define GMAC_MAC_FRM_FILT_HMC (1 << 2)
#define GMAC_MAC_FRM_FILT_PR (1 << 0)
#define GMAC_HASH_TAB_HI 0x0008
#define GMAC_HASH_TAB_LO 0x000c
#define GMAC_GMII_ADDR 0x0010
#define GMAC_GMII_ADDR_PA_SHIFT 11
#define GMAC_GMII_ADDR_GR_SHIFT 6
#define GMAC_GMII_ADDR_CR_SHIFT 2
#define GMAC_GMII_ADDR_CR_MASK 0xf
#define GMAC_GMII_ADDR_CR_DIV_42 0
#define GMAC_GMII_ADDR_CR_DIV_62 1
#define GMAC_GMII_ADDR_CR_DIV_16 2
#define GMAC_GMII_ADDR_CR_DIV_26 3
#define GMAC_GMII_ADDR_CR_DIV_102 4
#define GMAC_GMII_ADDR_CR_DIV_124 5
#define GMAC_GMII_ADDR_GW (1 << 1)
#define GMAC_GMII_ADDR_GB (1 << 0)
#define GMAC_GMII_DATA 0x0014
#define GMAC_VERSION 0x0020
#define GMAC_VERSION_SNPS_MASK 0xff
#define GMAC_INT_MASK 0x003c
#define GMAC_INT_MASK_LPIIM (1 << 10)
#define GMAC_INT_MASK_PIM (1 << 3)
#define GMAC_INT_MASK_RIM (1 << 0)
#define GMAC_MAC_ADDR0_HI 0x0040
#define GMAC_MAC_ADDR0_LO 0x0044
#define GMAC_MAC_MMC_CTRL 0x0100
#define GMAC_MAC_MMC_CTRL_ROR (1 << 2)
#define GMAC_MAC_MMC_CTRL_CR (1 << 0)
#define GMAC_MMC_RX_INT_MSK 0x010c
#define GMAC_MMC_TX_INT_MSK 0x0110
#define GMAC_MMC_TXOCTETCNT_GB 0x0114
#define GMAC_MMC_TXFRMCNT_GB 0x0118
#define GMAC_MMC_TXUNDFLWERR 0x0148
#define GMAC_MMC_TXCARERR 0x0160
#define GMAC_MMC_TXOCTETCNT_G 0x0164
#define GMAC_MMC_TXFRMCNT_G 0x0168
#define GMAC_MMC_RXFRMCNT_GB 0x0180
#define GMAC_MMC_RXOCTETCNT_GB 0x0184
#define GMAC_MMC_RXOCTETCNT_G 0x0188
#define GMAC_MMC_RXMCFRMCNT_G 0x0190
#define GMAC_MMC_RXCRCERR 0x0194
#define GMAC_MMC_RXLENERR 0x01c8
#define GMAC_MMC_RXFIFOOVRFLW 0x01d4
#define GMAC_MMC_IPC_INT_MSK 0x0200
#define GMAC_BUS_MODE 0x1000
#define GMAC_BUS_MODE_8XPBL (1 << 24)
#define GMAC_BUS_MODE_USP (1 << 23)
#define GMAC_BUS_MODE_RPBL_MASK (0x3f << 17)
#define GMAC_BUS_MODE_RPBL_SHIFT 17
#define GMAC_BUS_MODE_FB (1 << 16)
#define GMAC_BUS_MODE_PBL_MASK (0x3f << 8)
#define GMAC_BUS_MODE_PBL_SHIFT 8
#define GMAC_BUS_MODE_SWR (1 << 0)
#define GMAC_TX_POLL_DEMAND 0x1004
#define GMAC_RX_DESC_LIST_ADDR 0x100c
#define GMAC_TX_DESC_LIST_ADDR 0x1010
#define GMAC_STATUS 0x1014
#define GMAC_STATUS_MMC (1 << 27)
#define GMAC_STATUS_RI (1 << 6)
#define GMAC_STATUS_TU (1 << 2)
#define GMAC_STATUS_TI (1 << 0)
#define GMAC_OP_MODE 0x1018
#define GMAC_OP_MODE_RSF (1 << 25)
#define GMAC_OP_MODE_TSF (1 << 21)
#define GMAC_OP_MODE_FTF (1 << 20)
#define GMAC_OP_MODE_TTC_MASK (0x7 << 14)
#define GMAC_OP_MODE_TTC_64 (0x0 << 14)
#define GMAC_OP_MODE_TTC_128 (0x1 << 14)
#define GMAC_OP_MODE_ST (1 << 13)
#define GMAC_OP_MODE_RTC_MASK (0x3 << 3)
#define GMAC_OP_MODE_RTC_64 (0x0 << 3)
#define GMAC_OP_MODE_RTC_128 (0x3 << 3)
#define GMAC_OP_MODE_OSF (1 << 2)
#define GMAC_OP_MODE_SR (1 << 1)
#define GMAC_INT_ENA 0x101c
#define GMAC_INT_ENA_NIE (1 << 16)
#define GMAC_INT_ENA_RIE (1 << 6)
#define GMAC_INT_ENA_TUE (1 << 2)
#define GMAC_INT_ENA_TIE (1 << 0)
#define GMAC_AXI_BUS_MODE 0x1028
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_MASK (0xf << 20)
#define GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT 20
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_MASK (0xf << 16)
#define GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT 16
#define GMAC_AXI_BUS_MODE_BLEN_256 (1 << 7)
#define GMAC_AXI_BUS_MODE_BLEN_128 (1 << 6)
#define GMAC_AXI_BUS_MODE_BLEN_64 (1 << 5)
#define GMAC_AXI_BUS_MODE_BLEN_32 (1 << 4)
#define GMAC_AXI_BUS_MODE_BLEN_16 (1 << 3)
#define GMAC_AXI_BUS_MODE_BLEN_8 (1 << 2)
#define GMAC_AXI_BUS_MODE_BLEN_4 (1 << 1)
#define GMAC_HW_FEATURE 0x1058
#define GMAC_HW_FEATURE_ENHDESSEL (1 << 24)
/*
* DWGE descriptors.
*/
struct dwge_desc {
uint32_t sd_status;
uint32_t sd_len;
uint32_t sd_addr;
uint32_t sd_next;
};
/* Tx status bits. */
#define TDES0_DB (1 << 0)
#define TDES0_UF (1 << 1)
#define TDES0_ED (1 << 2)
#define TDES0_CC_MASK (0xf << 3)
#define TDES0_CC_SHIFT 3
#define TDES0_EC (1 << 8)
#define TDES0_LC (1 << 9)
#define TDES0_NC (1 << 10)
#define TDES0_PCE (1 << 12)
#define TDES0_JT (1 << 14)
#define TDES0_IHE (1 << 16)
#define TDES0_OWN (1U << 31)
#define ETDES0_TCH (1 << 20)
#define ETDES0_FS (1 << 28)
#define ETDES0_LS (1 << 29)
#define ETDES0_IC (1 << 30)
/* Rx status bits */
#define RDES0_PE (1 << 0)
#define RDES0_CE (1 << 1)
#define RDES0_RE (1 << 3)
#define RDES0_RWT (1 << 4)
#define RDES0_FT (1 << 5)
#define RDES0_LC (1 << 6)
#define RDES0_IPC (1 << 7)
#define RDES0_LS (1 << 8)
#define RDES0_FS (1 << 9)
#define RDES0_OE (1 << 11)
#define RDES0_SAF (1 << 13)
#define RDES0_DE (1 << 14)
#define RDES0_ES (1 << 15)
#define RDES0_FL_MASK 0x3fff
#define RDES0_FL_SHIFT 16
#define RDES0_AFM (1 << 30)
#define RDES0_OWN (1U << 31)
/* Tx size bits */
#define TDES1_TBS1 (0xfff << 0)
#define TDES1_TCH (1 << 24)
#define TDES1_DC (1 << 26)
#define TDES1_CIC_MASK (0x3 << 27)
#define TDES1_CIC_IP (1 << 27)
#define TDES1_CIC_NO_PSE (2 << 27)
#define TDES1_CIC_FULL (3 << 27)
#define TDES1_FS (1 << 29)
#define TDES1_LS (1 << 30)
#define TDES1_IC (1U << 31)
/* Rx size bits */
#define RDES1_RBS1 (0xfff << 0)
#define RDES1_RCH (1 << 24)
#define RDES1_DIC (1U << 31)
#define ERDES1_RCH (1 << 14)
struct dwge_buf {
bus_dmamap_t tb_map;
struct mbuf *tb_m;
};
#define DWGE_NTXDESC 512
#define DWGE_NTXSEGS 16
#define DWGE_NRXDESC 512
struct dwge_dmamem {
bus_dmamap_t tdm_map;
bus_dma_segment_t tdm_seg;
size_t tdm_size;
caddr_t tdm_kva;
};
#define DWGE_DMA_MAP(_tdm) ((_tdm)->tdm_map)
#define DWGE_DMA_LEN(_tdm) ((_tdm)->tdm_size)
#define DWGE_DMA_DVA(_tdm) ((_tdm)->tdm_map->dm_segs[0].ds_addr)
#define DWGE_DMA_KVA(_tdm) ((void *)(_tdm)->tdm_kva)
struct dwge_softc {
struct device sc_dev;
int sc_node;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
bus_dma_tag_t sc_dmat;
void *sc_ih;
struct if_device sc_ifd;
struct arpcom sc_ac;
#define sc_lladdr sc_ac.ac_enaddr
struct mii_data sc_mii;
#define sc_media sc_mii.mii_media
uint64_t sc_fixed_media;
int sc_link;
int sc_phyloc;
int sc_force_thresh_dma_mode;
int sc_enh_desc;
int sc_defrag;
struct dwge_dmamem *sc_txring;
struct dwge_buf *sc_txbuf;
struct dwge_desc *sc_txdesc;
int sc_tx_prod;
int sc_tx_cons;
struct dwge_dmamem *sc_rxring;
struct dwge_buf *sc_rxbuf;
struct dwge_desc *sc_rxdesc;
int sc_rx_prod;
struct if_rxring sc_rx_ring;
int sc_rx_cons;
struct timeout sc_tick;
struct timeout sc_rxto;
uint32_t sc_clk;
bus_size_t sc_clk_sel;
uint32_t sc_clk_sel_125;
uint32_t sc_clk_sel_25;
uint32_t sc_clk_sel_2_5;
#if NKSTAT > 0
struct mutex sc_kstat_mtx;
struct kstat *sc_kstat;
#endif
};
#define DEVNAME(_s) ((_s)->sc_dev.dv_xname)
int dwge_match(struct device *, void *, void *);
void dwge_attach(struct device *, struct device *, void *);
void dwge_setup_allwinner(struct dwge_softc *);
void dwge_setup_rockchip(struct dwge_softc *);
const struct cfattach dwge_ca = {
sizeof(struct dwge_softc), dwge_match, dwge_attach
};
struct cfdriver dwge_cd = {
NULL, "dwge", DV_IFNET
};
void dwge_reset_phy(struct dwge_softc *);
uint32_t dwge_read(struct dwge_softc *, bus_addr_t);
void dwge_write(struct dwge_softc *, bus_addr_t, uint32_t);
int dwge_ioctl(struct ifnet *, u_long, caddr_t);
void dwge_start(struct ifqueue *);
void dwge_watchdog(struct ifnet *);
int dwge_media_change(struct ifnet *);
void dwge_media_status(struct ifnet *, struct ifmediareq *);
int dwge_mii_readreg(struct device *, int, int);
void dwge_mii_writereg(struct device *, int, int, int);
void dwge_mii_statchg(struct device *);
void dwge_lladdr_read(struct dwge_softc *, uint8_t *);
void dwge_lladdr_write(struct dwge_softc *);
void dwge_tick(void *);
void dwge_rxtick(void *);
int dwge_intr(void *);
void dwge_tx_proc(struct dwge_softc *);
void dwge_rx_proc(struct dwge_softc *);
void dwge_up(struct dwge_softc *);
void dwge_down(struct dwge_softc *);
void dwge_iff(struct dwge_softc *);
int dwge_encap(struct dwge_softc *, struct mbuf *, int *, int *);
void dwge_reset(struct dwge_softc *);
void dwge_stop_dma(struct dwge_softc *);
struct dwge_dmamem *
dwge_dmamem_alloc(struct dwge_softc *, bus_size_t, bus_size_t);
void dwge_dmamem_free(struct dwge_softc *, struct dwge_dmamem *);
struct mbuf *dwge_alloc_mbuf(struct dwge_softc *, bus_dmamap_t);
void dwge_fill_rx_ring(struct dwge_softc *);
#if NKSTAT > 0
int dwge_kstat_read(struct kstat *);
void dwge_kstat_attach(struct dwge_softc *);
#endif
int
dwge_match(struct device *parent, void *cfdata, void *aux)
{
struct fdt_attach_args *faa = aux;
return (OF_is_compatible(faa->fa_node, "allwinner,sun7i-a20-gmac") ||
OF_is_compatible(faa->fa_node, "amlogic,meson-axg-dwmac") ||
OF_is_compatible(faa->fa_node, "amlogic,meson-g12a-dwmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3288-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3308-mac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3328-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3399-gmac") ||
OF_is_compatible(faa->fa_node, "snps,dwmac"));
}
void
dwge_attach(struct device *parent, struct device *self, void *aux)
{
struct dwge_softc *sc = (void *)self;
struct fdt_attach_args *faa = aux;
struct ifnet *ifp = &sc->sc_ac.ac_if;
uint32_t phy, phy_supply;
uint32_t axi_config;
uint32_t mode, pbl;
uint32_t version;
uint32_t feature;
int node;
sc->sc_node = faa->fa_node;
sc->sc_iot = faa->fa_iot;
if (bus_space_map(sc->sc_iot, faa->fa_reg[0].addr,
faa->fa_reg[0].size, 0, &sc->sc_ioh)) {
printf("%s: cannot map registers\n", self->dv_xname);
return;
}
sc->sc_dmat = faa->fa_dmat;
/* Lookup PHY. */
phy = OF_getpropint(faa->fa_node, "phy", 0);
if (phy == 0)
phy = OF_getpropint(faa->fa_node, "phy-handle", 0);
node = OF_getnodebyphandle(phy);
if (node)
sc->sc_phyloc = OF_getpropint(node, "reg", MII_PHY_ANY);
else
sc->sc_phyloc = MII_PHY_ANY;
pinctrl_byname(faa->fa_node, "default");
/* Enable clocks. */
clock_set_assigned(faa->fa_node);
clock_enable(faa->fa_node, "stmmaceth");
reset_deassert(faa->fa_node, "stmmaceth");
if (OF_is_compatible(faa->fa_node, "rockchip,rk3288-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3308-mac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3328-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3399-gmac")) {
clock_enable(faa->fa_node, "mac_clk_rx");
clock_enable(faa->fa_node, "mac_clk_tx");
clock_enable(faa->fa_node, "aclk_mac");
clock_enable(faa->fa_node, "pclk_mac");
}
delay(5000);
version = dwge_read(sc, GMAC_VERSION);
printf(": rev 0x%02x", version & GMAC_VERSION_SNPS_MASK);
if ((version & GMAC_VERSION_SNPS_MASK) > 0x35) {
feature = dwge_read(sc, GMAC_HW_FEATURE);
if (feature & GMAC_HW_FEATURE_ENHDESSEL)
sc->sc_enh_desc = 1;
}
/*
* The GMAC on the StarFive JH7100 (core version 3.70)
* sometimes transmits corrupted packets. The exact
* conditions under which this happens are unclear, but
* defragmenting mbufs before transmitting them fixes the
* issue.
*/
/* XXX drop "starfive,jh7100-gmac" in the future */
if (OF_is_compatible(faa->fa_node, "starfive,jh7100-gmac") ||
OF_is_compatible(faa->fa_node, "starfive,jh7100-dwmac"))
sc->sc_defrag = 1;
/* Power up PHY. */
phy_supply = OF_getpropint(faa->fa_node, "phy-supply", 0);
if (phy_supply)
regulator_enable(phy_supply);
/* Reset PHY */
dwge_reset_phy(sc);
node = OF_getnodebyname(faa->fa_node, "fixed-link");
if (node) {
ifp->if_baudrate = IF_Mbps(OF_getpropint(node, "speed", 0));
switch (OF_getpropint(node, "speed", 0)) {
case 1000:
sc->sc_fixed_media = IFM_ETHER | IFM_1000_T;
break;
case 100:
sc->sc_fixed_media = IFM_ETHER | IFM_100_TX;
break;
default:
sc->sc_fixed_media = IFM_ETHER | IFM_AUTO;
break;
}
if (OF_getpropbool(node, "full-duplex")) {
ifp->if_link_state = LINK_STATE_FULL_DUPLEX;
sc->sc_fixed_media |= IFM_FDX;
} else {
ifp->if_link_state = LINK_STATE_UP;
}
}
sc->sc_clk = clock_get_frequency(faa->fa_node, "stmmaceth");
if (sc->sc_clk > 250000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_124;
else if (sc->sc_clk > 150000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_102;
else if (sc->sc_clk > 100000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_62;
else if (sc->sc_clk > 60000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_42;
else if (sc->sc_clk > 35000000)
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_26;
else
sc->sc_clk = GMAC_GMII_ADDR_CR_DIV_16;
if (OF_getprop(faa->fa_node, "local-mac-address",
&sc->sc_lladdr, ETHER_ADDR_LEN) != ETHER_ADDR_LEN)
dwge_lladdr_read(sc, sc->sc_lladdr);
printf(", address %s\n", ether_sprintf(sc->sc_lladdr));
timeout_set(&sc->sc_tick, dwge_tick, sc);
timeout_set(&sc->sc_rxto, dwge_rxtick, sc);
ifp->if_softc = sc;
ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
ifp->if_xflags = IFXF_MPSAFE;
ifp->if_ioctl = dwge_ioctl;
ifp->if_qstart = dwge_start;
ifp->if_watchdog = dwge_watchdog;
ifq_init_maxlen(&ifp->if_snd, DWGE_NTXDESC - 1);
bcopy(sc->sc_dev.dv_xname, ifp->if_xname, IFNAMSIZ);
ifp->if_capabilities = IFCAP_VLAN_MTU;
sc->sc_mii.mii_ifp = ifp;
sc->sc_mii.mii_readreg = dwge_mii_readreg;
sc->sc_mii.mii_writereg = dwge_mii_writereg;
sc->sc_mii.mii_statchg = dwge_mii_statchg;
ifmedia_init(&sc->sc_media, 0, dwge_media_change, dwge_media_status);
/* Do hardware specific initializations. */
if (OF_is_compatible(faa->fa_node, "allwinner,sun7i-a20-gmac"))
dwge_setup_allwinner(sc);
if (OF_is_compatible(faa->fa_node, "rockchip,rk3288-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3308-mac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3328-gmac") ||
OF_is_compatible(faa->fa_node, "rockchip,rk3399-gmac"))
dwge_setup_rockchip(sc);
if (OF_getpropbool(faa->fa_node, "snps,force_thresh_dma_mode"))
sc->sc_force_thresh_dma_mode = 1;
dwge_reset(sc);
/* Configure MAC. */
dwge_write(sc, GMAC_MAC_CONF, dwge_read(sc, GMAC_MAC_CONF) |
GMAC_MAC_CONF_JD | GMAC_MAC_CONF_BE | GMAC_MAC_CONF_DCRS);
/* Configure DMA engine. */
mode = dwge_read(sc, GMAC_BUS_MODE);
mode |= GMAC_BUS_MODE_USP;
if (!OF_getpropbool(faa->fa_node, "snps,no-pbl-x8"))
mode |= GMAC_BUS_MODE_8XPBL;
mode &= ~(GMAC_BUS_MODE_RPBL_MASK | GMAC_BUS_MODE_PBL_MASK);
pbl = OF_getpropint(faa->fa_node, "snps,pbl", 8);
mode |= pbl << GMAC_BUS_MODE_RPBL_SHIFT;
mode |= pbl << GMAC_BUS_MODE_PBL_SHIFT;
if (OF_getpropbool(faa->fa_node, "snps,fixed-burst"))
mode |= GMAC_BUS_MODE_FB;
dwge_write(sc, GMAC_BUS_MODE, mode);
/* Configure AXI master. */
axi_config = OF_getpropint(faa->fa_node, "snps,axi-config", 0);
node = OF_getnodebyphandle(axi_config);
if (node) {
uint32_t blen[7] = { 0 };
uint32_t osr_lmt;
int i;
mode = dwge_read(sc, GMAC_AXI_BUS_MODE);
osr_lmt = OF_getpropint(node, "snps,wr_osr_lmt", 1);
mode &= ~GMAC_AXI_BUS_MODE_WR_OSR_LMT_MASK;
mode |= (osr_lmt << GMAC_AXI_BUS_MODE_WR_OSR_LMT_SHIFT);
osr_lmt = OF_getpropint(node, "snps,rd_osr_lmt", 1);
mode &= ~GMAC_AXI_BUS_MODE_RD_OSR_LMT_MASK;
mode |= (osr_lmt << GMAC_AXI_BUS_MODE_RD_OSR_LMT_SHIFT);
OF_getpropintarray(node, "snps,blen", blen, sizeof(blen));
for (i = 0; i < nitems(blen); i++) {
switch (blen[i]) {
case 256:
mode |= GMAC_AXI_BUS_MODE_BLEN_256;
break;
case 128:
mode |= GMAC_AXI_BUS_MODE_BLEN_128;
break;
case 64:
mode |= GMAC_AXI_BUS_MODE_BLEN_64;
break;
case 32:
mode |= GMAC_AXI_BUS_MODE_BLEN_32;
break;
case 16:
mode |= GMAC_AXI_BUS_MODE_BLEN_16;
break;
case 8:
mode |= GMAC_AXI_BUS_MODE_BLEN_8;
break;
case 4:
mode |= GMAC_AXI_BUS_MODE_BLEN_4;
break;
}
}
dwge_write(sc, GMAC_AXI_BUS_MODE, mode);
}
if (sc->sc_fixed_media == 0) {
mii_attach(self, &sc->sc_mii, 0xffffffff, sc->sc_phyloc,
(sc->sc_phyloc == MII_PHY_ANY) ? 0 : MII_OFFSET_ANY, 0);
if (LIST_FIRST(&sc->sc_mii.mii_phys) == NULL) {
printf("%s: no PHY found!\n", sc->sc_dev.dv_xname);
ifmedia_add(&sc->sc_media, IFM_ETHER|IFM_MANUAL, 0,
NULL);
ifmedia_set(&sc->sc_media, IFM_ETHER|IFM_MANUAL);
} else
ifmedia_set(&sc->sc_media, IFM_ETHER|IFM_AUTO);
} else {
ifmedia_add(&sc->sc_media, sc->sc_fixed_media, 0, NULL);
ifmedia_set(&sc->sc_media, sc->sc_fixed_media);
/* force a configuration of the clocks/mac */
sc->sc_mii.mii_statchg(self);
}
if_attach(ifp);
ether_ifattach(ifp);
#if NKSTAT > 0
dwge_kstat_attach(sc);
#endif
/* Disable interrupts. */
dwge_write(sc, GMAC_INT_ENA, 0);
dwge_write(sc, GMAC_INT_MASK,
GMAC_INT_MASK_LPIIM | GMAC_INT_MASK_PIM | GMAC_INT_MASK_RIM);
dwge_write(sc, GMAC_MMC_IPC_INT_MSK, 0xffffffff);
sc->sc_ih = fdt_intr_establish(faa->fa_node, IPL_NET | IPL_MPSAFE,
dwge_intr, sc, sc->sc_dev.dv_xname);
if (sc->sc_ih == NULL)
printf("%s: can't establish interrupt\n", sc->sc_dev.dv_xname);
sc->sc_ifd.if_node = faa->fa_node;
sc->sc_ifd.if_ifp = ifp;
if_register(&sc->sc_ifd);
}
void
dwge_reset_phy(struct dwge_softc *sc)
{
uint32_t *gpio;
uint32_t delays[3];
int active = 1;
int len;
len = OF_getproplen(sc->sc_node, "snps,reset-gpio");
if (len <= 0)
return;
gpio = malloc(len, M_TEMP, M_WAITOK);
/* Gather information. */
OF_getpropintarray(sc->sc_node, "snps,reset-gpio", gpio, len);
if (OF_getpropbool(sc->sc_node, "snps-reset-active-low"))
active = 0;
delays[0] = delays[1] = delays[2] = 0;
OF_getpropintarray(sc->sc_node, "snps,reset-delays-us", delays,
sizeof(delays));
/* Perform reset sequence. */
gpio_controller_config_pin(gpio, GPIO_CONFIG_OUTPUT);
gpio_controller_set_pin(gpio, !active);
delay(delays[0]);
gpio_controller_set_pin(gpio, active);
delay(delays[1]);
gpio_controller_set_pin(gpio, !active);
delay(delays[2]);
free(gpio, M_TEMP, len);
}
uint32_t
dwge_read(struct dwge_softc *sc, bus_addr_t addr)
{
return bus_space_read_4(sc->sc_iot, sc->sc_ioh, addr);
}
void
dwge_write(struct dwge_softc *sc, bus_addr_t addr, uint32_t data)
{
bus_space_write_4(sc->sc_iot, sc->sc_ioh, addr, data);
}
void
dwge_lladdr_read(struct dwge_softc *sc, uint8_t *lladdr)
{
uint32_t machi, maclo;
machi = dwge_read(sc, GMAC_MAC_ADDR0_HI);
maclo = dwge_read(sc, GMAC_MAC_ADDR0_LO);
lladdr[0] = (maclo >> 0) & 0xff;
lladdr[1] = (maclo >> 8) & 0xff;
lladdr[2] = (maclo >> 16) & 0xff;
lladdr[3] = (maclo >> 24) & 0xff;
lladdr[4] = (machi >> 0) & 0xff;
lladdr[5] = (machi >> 8) & 0xff;
}
void
dwge_lladdr_write(struct dwge_softc *sc)
{
dwge_write(sc, GMAC_MAC_ADDR0_HI,
sc->sc_lladdr[5] << 8 | sc->sc_lladdr[4] << 0);
dwge_write(sc, GMAC_MAC_ADDR0_LO,
sc->sc_lladdr[3] << 24 | sc->sc_lladdr[2] << 16 |
sc->sc_lladdr[1] << 8 | sc->sc_lladdr[0] << 0);
}
void
dwge_start(struct ifqueue *ifq)
{
struct ifnet *ifp = ifq->ifq_if;
struct dwge_softc *sc = ifp->if_softc;
struct mbuf *m;
int error, idx, left, used;
if (!(ifp->if_flags & IFF_RUNNING))
return;
if (ifq_is_oactive(&ifp->if_snd))
return;
if (ifq_empty(&ifp->if_snd))
return;
if (!sc->sc_link)
return;
idx = sc->sc_tx_prod;
left = sc->sc_tx_cons;
if (left <= idx)
left += DWGE_NTXDESC;
left -= idx;
used = 0;
for (;;) {
if (used + DWGE_NTXSEGS + 1 > left) {
ifq_set_oactive(ifq);
break;
}
m = ifq_dequeue(ifq);
if (m == NULL)
break;
error = dwge_encap(sc, m, &idx, &used);
if (error == EFBIG) {
m_freem(m); /* give up: drop it */
ifp->if_oerrors++;
continue;
}
#if NBPFILTER > 0
if (ifp->if_bpf)
bpf_mtap(ifp->if_bpf, m, BPF_DIRECTION_OUT);
#endif
}
if (sc->sc_tx_prod != idx) {
sc->sc_tx_prod = idx;
/* Set a timeout in case the chip goes out to lunch. */
ifp->if_timer = 5;
dwge_write(sc, GMAC_TX_POLL_DEMAND, 0xffffffff);
}
}
int
dwge_ioctl(struct ifnet *ifp, u_long cmd, caddr_t addr)
{
struct dwge_softc *sc = ifp->if_softc;
struct ifreq *ifr = (struct ifreq *)addr;
int error = 0, s;
s = splnet();
switch (cmd) {
case SIOCSIFADDR:
ifp->if_flags |= IFF_UP;
/* FALLTHROUGH */
case SIOCSIFFLAGS:
if (ifp->if_flags & IFF_UP) {
if (ifp->if_flags & IFF_RUNNING)
error = ENETRESET;
else
dwge_up(sc);
} else {
if (ifp->if_flags & IFF_RUNNING)
dwge_down(sc);
}
break;
case SIOCGIFMEDIA:
case SIOCSIFMEDIA:
if (sc->sc_fixed_media != 0)
error = ENOTTY;
else
error = ifmedia_ioctl(ifp, ifr, &sc->sc_media, cmd);
break;
case SIOCGIFRXR:
error = if_rxr_ioctl((struct if_rxrinfo *)ifr->ifr_data,
NULL, MCLBYTES, &sc->sc_rx_ring);
break;
default:
error = ether_ioctl(ifp, &sc->sc_ac, cmd, addr);
break;
}
if (error == ENETRESET) {
if (ifp->if_flags & IFF_RUNNING)
dwge_iff(sc);
error = 0;
}
splx(s);
return (error);
}
void
dwge_watchdog(struct ifnet *ifp)
{
printf("%s\n", __func__);
}
int
dwge_media_change(struct ifnet *ifp)
{
struct dwge_softc *sc = ifp->if_softc;
if (LIST_FIRST(&sc->sc_mii.mii_phys))
mii_mediachg(&sc->sc_mii);
return (0);
}
void
dwge_media_status(struct ifnet *ifp, struct ifmediareq *ifmr)
{
struct dwge_softc *sc = ifp->if_softc;
if (LIST_FIRST(&sc->sc_mii.mii_phys)) {
mii_pollstat(&sc->sc_mii);
ifmr->ifm_active = sc->sc_mii.mii_media_active;
ifmr->ifm_status = sc->sc_mii.mii_media_status;
}
}
int
dwge_mii_readreg(struct device *self, int phy, int reg)
{
struct dwge_softc *sc = (void *)self;
int n;
dwge_write(sc, GMAC_GMII_ADDR,
sc->sc_clk << GMAC_GMII_ADDR_CR_SHIFT |
phy << GMAC_GMII_ADDR_PA_SHIFT |
reg << GMAC_GMII_ADDR_GR_SHIFT |
GMAC_GMII_ADDR_GB);
for (n = 0; n < 1000; n++) {
if ((dwge_read(sc, GMAC_GMII_ADDR) & GMAC_GMII_ADDR_GB) == 0)
return dwge_read(sc, GMAC_GMII_DATA);
delay(10);
}
printf("%s: mii_read timeout\n", sc->sc_dev.dv_xname);
return (0);
}
void
dwge_mii_writereg(struct device *self, int phy, int reg, int val)
{
struct dwge_softc *sc = (void *)self;
int n;
dwge_write(sc, GMAC_GMII_DATA, val);
dwge_write(sc, GMAC_GMII_ADDR,
sc->sc_clk << GMAC_GMII_ADDR_CR_SHIFT |
phy << GMAC_GMII_ADDR_PA_SHIFT |
reg << GMAC_GMII_ADDR_GR_SHIFT |
GMAC_GMII_ADDR_GW | GMAC_GMII_ADDR_GB);
for (n = 0; n < 1000; n++) {
if ((dwge_read(sc, GMAC_GMII_ADDR) & GMAC_GMII_ADDR_GB) == 0)
return;
delay(10);
}
printf("%s: mii_write timeout\n", sc->sc_dev.dv_xname);
}
void
dwge_mii_statchg(struct device *self)
{
struct dwge_softc *sc = (void *)self;
uint32_t conf;
uint64_t media_active;
conf = dwge_read(sc, GMAC_MAC_CONF);
conf &= ~(GMAC_MAC_CONF_PS | GMAC_MAC_CONF_FES);
media_active = sc->sc_fixed_media;
if (media_active == 0)
media_active = sc->sc_mii.mii_media_active;
switch (IFM_SUBTYPE(media_active)) {
case IFM_1000_SX:
case IFM_1000_LX:
case IFM_1000_CX:
case IFM_1000_T:
sc->sc_link = 1;
break;
case IFM_100_TX:
conf |= GMAC_MAC_CONF_PS | GMAC_MAC_CONF_FES;
sc->sc_link = 1;
break;
case IFM_10_T:
conf |= GMAC_MAC_CONF_PS;
sc->sc_link = 1;
break;
default:
sc->sc_link = 0;
return;
}
if (sc->sc_link == 0)
return;
conf &= ~GMAC_MAC_CONF_DM;
if ((media_active & IFM_GMASK) == IFM_FDX)
conf |= GMAC_MAC_CONF_DM;
/* XXX: RX/TX flow control? */
dwge_write(sc, GMAC_MAC_CONF, conf);
}
void
dwge_tick(void *arg)
{
struct dwge_softc *sc = arg;
int s;
s = splnet();
mii_tick(&sc->sc_mii);
splx(s);
timeout_add_sec(&sc->sc_tick, 1);
}
void
dwge_rxtick(void *arg)
{
struct dwge_softc *sc = arg;
uint32_t mode;
int s;
s = splnet();
mode = dwge_read(sc, GMAC_OP_MODE);
dwge_write(sc, GMAC_OP_MODE, mode & ~GMAC_OP_MODE_SR);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring),
0, DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE);
dwge_write(sc, GMAC_RX_DESC_LIST_ADDR, 0);
sc->sc_rx_prod = sc->sc_rx_cons = 0;
dwge_fill_rx_ring(sc);
bus_dmamap_sync(sc->sc_dmat, DWGE_DMA_MAP(sc->sc_rxring),
0, DWGE_DMA_LEN(sc->sc_rxring),
BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
dwge_write(sc, GMAC_RX_DESC_LIST_ADDR, DWGE_DMA_DVA(sc->sc_rxring));
dwge_write(sc, GMAC_OP_MODE, mode);
splx(s);
}
int
dwge_intr(void *arg)
{
struct dwge_softc *sc = arg;
uint32_t reg;
reg = dwge_read(sc, GMAC_STATUS);
dwge_write(sc, GMAC_STATUS, reg);
if (reg & GMAC_STATUS_RI)