-
Notifications
You must be signed in to change notification settings - Fork 213
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
8318953: RISC-V: Small refactoring for MacroAssembler::test_bit #1941
Conversation
👋 Welcome back gcao! A progress list of the required criteria for merging this PR into |
This backport pull request has now been updated with issue from the original commit. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looks good.
@zifeihan This change now passes all automated pre-integration checks. ℹ️ This project also has non-automated pre-integration requirements. Please see the file CONTRIBUTING.md for details. After integration, the commit message for the final commit will be:
You can use pull request commands such as /summary, /contributor and /issue to adjust it as needed. At the time when this comment was updated there had been 2 new commits pushed to the
Please see this link for an up-to-date comparison between the source branch of this pull request and the As you do not have Committer status in this project an existing Committer must agree to sponsor your change. Possible candidates are the reviewers of this PR (@RealFYang) but any other Committer may sponsor as well. ➡️ To flag this PR as ready for integration with the above commit message, type |
@RealFYang Thanks for your review. |
/sponsor |
Going to push as commit 348a703.
Your commit was automatically rebased without conflicts. |
@RealFYang @zifeihan Pushed as commit 348a703. 💡 You may see a message that your pull request was closed with unmerged commits. This can be safely ignored. |
Hi, this backport to make the test_bit assember function more simpler and to improve performance when the parameter (1UL << bit_pos) exceeds 32-bit range. This is a risc-v specific change.
Backport is not clean. because the fastlock needs to call test_bit, in the mainline version, the fastlock function is renamed and moved to c2_MacroAssembler_riscv.cpp, but in jdk17u-dev, fastlock is still in riscv.ad.
Testing:
qemu 8.1.50:
Progress
Issue
Reviewers
Reviewing
Using
git
Checkout this PR locally:
$ git fetch https://git.openjdk.org/jdk17u-dev.git pull/1941/head:pull/1941
$ git checkout pull/1941
Update a local copy of the PR:
$ git checkout pull/1941
$ git pull https://git.openjdk.org/jdk17u-dev.git pull/1941/head
Using Skara CLI tools
Checkout this PR locally:
$ git pr checkout 1941
View PR using the GUI difftool:
$ git pr show -t 1941
Using diff file
Download this PR as a diff file:
https://git.openjdk.org/jdk17u-dev/pull/1941.diff
Webrev
Link to Webrev Comment