Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Signed-off-by: Felix Fietkau <nbd@nbd.name>
- Loading branch information
Showing
1 changed file
with
152 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,152 @@ | ||
// SPDX-License-Identifier: ISC | ||
/* Copyright (C) 2020 MediaTek Inc. */ | ||
|
||
#include "mt7915.h" | ||
|
||
static u32 mt7915_reg_map_l1(struct mt7915_dev *dev, u32 addr) | ||
{ | ||
u32 offset = FIELD_GET(MT_HIF_REMAP_L1_OFFSET, addr); | ||
u32 base = FIELD_GET(MT_HIF_REMAP_L1_BASE, addr); | ||
|
||
mt76_rmw_field(dev, MT_HIF_REMAP_L1, MT_HIF_REMAP_L1_MASK, base); | ||
/* use read to push write */ | ||
mt76_rr(dev, MT_HIF_REMAP_L1); | ||
|
||
return MT_HIF_REMAP_BASE_L1 + offset; | ||
} | ||
|
||
static u32 mt7915_reg_map_l2(struct mt7915_dev *dev, u32 addr) | ||
{ | ||
u32 offset = FIELD_GET(MT_HIF_REMAP_L2_OFFSET, addr); | ||
u32 base = FIELD_GET(MT_HIF_REMAP_L2_BASE, addr); | ||
|
||
mt76_rmw_field(dev, MT_HIF_REMAP_L2, MT_HIF_REMAP_L2_MASK, base); | ||
/* use read to push write */ | ||
mt76_rr(dev, MT_HIF_REMAP_L2); | ||
|
||
return MT_HIF_REMAP_BASE_L2 + offset; | ||
} | ||
|
||
static u32 __mt7915_reg_addr(struct mt7915_dev *dev, u32 addr) | ||
{ | ||
static const struct { | ||
u32 phys; | ||
u32 mapped; | ||
u32 size; | ||
} fixed_map[] = { | ||
{ 0x54000000, 0x02000, 0x1000 }, /* WFDMA PCIE0 MCU DMA0 */ | ||
{ 0x55000000, 0x03000, 0x1000 }, /* WFDMA PCIE0 MCU DMA1 */ | ||
{ 0x58000000, 0x06000, 0x1000 }, /* WFDMA PCIE1 MCU DMA0 (MEM_DMA) */ | ||
{ 0x59000000, 0x07000, 0x1000 }, /* WFDMA PCIE1 MCU DMA1 */ | ||
{ 0x7c000000, 0xf0000, 0x10000 }, /* CONN_INFRA */ | ||
{ 0x7c020000, 0xd0000, 0x10000 }, /* CONN_INFRA, WFDMA */ | ||
{ 0x80020000, 0xb0000, 0x10000 }, /* WF_TOP_MISC_OFF */ | ||
{ 0x81020000, 0xc0000, 0x10000 }, /* WF_TOP_MISC_ON */ | ||
{ 0x820c0000, 0x08000, 0x4000 }, /* WF_UMAC_TOP (PLE) */ | ||
{ 0x820c8000, 0x0c000, 0x2000 }, /* WF_UMAC_TOP (PSE) */ | ||
{ 0x820cc000, 0x0e000, 0x2000 }, /* WF_UMAC_TOP (PP) */ | ||
{ 0x820ce000, 0x21c00, 0x0200 }, /* WF_LMAC_TOP (WF_SEC) */ | ||
{ 0x820cf000, 0x22000, 0x1000 }, /* WF_LMAC_TOP (WF_PF) */ | ||
{ 0x820d0000, 0x30000, 0x10000 }, /* WF_LMAC_TOP (WF_WTBLON) */ | ||
{ 0x820e0000, 0x20000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_CFG) */ | ||
{ 0x820e1000, 0x20400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_TRB) */ | ||
{ 0x820e2000, 0x20800, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_AGG) */ | ||
{ 0x820e3000, 0x20c00, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_ARB) */ | ||
{ 0x820e4000, 0x21000, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_TMAC) */ | ||
{ 0x820e5000, 0x21400, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_RMAC) */ | ||
{ 0x820e7000, 0x21e00, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_DMA) */ | ||
{ 0x820e9000, 0x23400, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_WTBLOFF) */ | ||
{ 0x820ea000, 0x24000, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_ETBF) */ | ||
{ 0x820eb000, 0x24200, 0x0400 }, /* WF_LMAC_TOP BN0 (WF_LPON) */ | ||
{ 0x820ec000, 0x24600, 0x0200 }, /* WF_LMAC_TOP BN0 (WF_INT) */ | ||
{ 0x820ed000, 0x24800, 0x0800 }, /* WF_LMAC_TOP BN0 (WF_MIB) */ | ||
{ 0x820f0000, 0xa0000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_CFG) */ | ||
{ 0x820f1000, 0xa0600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_TRB) */ | ||
{ 0x820f2000, 0xa0800, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_AGG) */ | ||
{ 0x820f3000, 0xa0c00, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_ARB) */ | ||
{ 0x820f4000, 0xa1000, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_TMAC) */ | ||
{ 0x820f5000, 0xa1400, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_RMAC) */ | ||
{ 0x820f7000, 0xa1e00, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_DMA) */ | ||
{ 0x820f9000, 0xa3400, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_WTBLOFF) */ | ||
{ 0x820fa000, 0xa4000, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_ETBF) */ | ||
{ 0x820fb000, 0xa4200, 0x0400 }, /* WF_LMAC_TOP BN1 (WF_LPON) */ | ||
{ 0x820fc000, 0xa4600, 0x0200 }, /* WF_LMAC_TOP BN1 (WF_INT) */ | ||
{ 0x820fd000, 0xa4800, 0x0800 }, /* WF_LMAC_TOP BN1 (WF_MIB) */ | ||
}; | ||
int i; | ||
|
||
if (addr < 0x100000) | ||
return addr; | ||
|
||
for (i = 0; i < ARRAY_SIZE(fixed_map); i++) { | ||
u32 ofs; | ||
|
||
if (addr < fixed_map[i].phys) | ||
continue; | ||
|
||
ofs = addr - fixed_map[i].phys; | ||
if (ofs > fixed_map[i].size) | ||
continue; | ||
|
||
return fixed_map[i].mapped + ofs; | ||
} | ||
|
||
if ((addr >= 0x18000000 && addr < 0x18c00000) || | ||
(addr >= 0x70000000 && addr < 0x78000000) || | ||
(addr >= 0x7c000000 && addr < 0x7c400000)) | ||
return mt7915_reg_map_l1(dev, addr); | ||
|
||
return mt7915_reg_map_l2(dev, addr); | ||
} | ||
|
||
static u32 mt7915_rr(struct mt76_dev *mdev, u32 offset) | ||
{ | ||
struct mt7915_dev *dev = container_of(mdev, struct mt7915_dev, mt76); | ||
u32 addr = __mt7915_reg_addr(dev, offset); | ||
|
||
return dev->bus_ops->rr(mdev, addr); | ||
} | ||
|
||
static void mt7915_wr(struct mt76_dev *mdev, u32 offset, u32 val) | ||
{ | ||
struct mt7915_dev *dev = container_of(mdev, struct mt7915_dev, mt76); | ||
u32 addr = __mt7915_reg_addr(dev, offset); | ||
|
||
dev->bus_ops->wr(mdev, addr, val); | ||
} | ||
|
||
static u32 mt7915_rmw(struct mt76_dev *mdev, u32 offset, u32 mask, u32 val) | ||
{ | ||
struct mt7915_dev *dev = container_of(mdev, struct mt7915_dev, mt76); | ||
u32 addr = __mt7915_reg_addr(dev, offset); | ||
|
||
return dev->bus_ops->rmw(mdev, addr, mask, val); | ||
} | ||
|
||
int mt7915_mmio_init(struct mt76_dev *mdev, void __iomem *mem_base, int irq) | ||
{ | ||
struct mt76_bus_ops *bus_ops; | ||
struct mt7915_dev *dev; | ||
|
||
dev = container_of(mdev, struct mt7915_dev, mt76); | ||
mt76_mmio_init(&dev->mt76, mem_base); | ||
|
||
dev->bus_ops = dev->mt76.bus; | ||
bus_ops = devm_kmemdup(dev->mt76.dev, dev->bus_ops, sizeof(*bus_ops), | ||
GFP_KERNEL); | ||
if (!bus_ops) | ||
return -ENOMEM; | ||
|
||
bus_ops->rr = mt7915_rr; | ||
bus_ops->wr = mt7915_wr; | ||
bus_ops->rmw = mt7915_rmw; | ||
dev->mt76.bus = bus_ops; | ||
|
||
mdev->rev = (mt76_rr(dev, MT_HW_CHIPID) << 16) | | ||
(mt76_rr(dev, MT_HW_REV) & 0xff); | ||
dev_dbg(mdev->dev, "ASIC revision: %04x\n", mdev->rev); | ||
|
||
mt76_wr(dev, MT_INT_MASK_CSR, 0); | ||
|
||
return 0; | ||
} |