Skip to content

Commit

Permalink
lantiq: Add target TP-Link TD-W8980
Browse files Browse the repository at this point in the history 
The device is similar to the TD-W8970, beside a different Atheros 2.4 GHz
wireless chip and the additional, PCI connected, WAVE300 5 GHz wireless.

Signed-off-by: Mathias Kresin <openwrt@kresin.me>

SVN-Revision: 47130
  • Loading branch information
John Crispin committed Oct 5, 2015
1 parent f2f50ad commit 161179f
Show file tree
Hide file tree
Showing 7 changed files with 300 additions and 251 deletions.
2 changes: 1 addition & 1 deletion target/linux/lantiq/base-files/etc/uci-defaults/02_network
View file
Expand Up @@ -151,7 +151,7 @@ P2812HNUF*)
ucidef_add_switch_vlan "switch0" "1" "0 1 2 4 5 6t"
;;

TDW8970)
TDW8970|TDW8980)
lan_mac=$(mtd_get_mac_binary boardconfig 61696)
wan_mac=$(macaddr_add "$lan_mac" 1)
ucidef_set_interface_lan 'eth0.1'
Expand Down
251 changes: 1 addition & 250 deletions target/linux/lantiq/dts/TDW8970.dts
View file
@@ -1,256 +1,7 @@
/dts-v1/;

/include/ "vr9.dtsi"
/include/ "TDW89X0.dtsi"

/ {
model = "TDW8970 - TP-LINK TD-W8970";

chosen {
bootargs = "console=ttyLTQ0,115200 init=/etc/preinit";
};

memory@0 {
reg = <0x0 0x4000000>;
};

fpi@10000000 {
gpio: pinmux@E100B10 {
pinctrl-names = "default";
pinctrl-0 = <&state_default>;

state_default: pinmux {
mdio {
lantiq,groups = "mdio";
lantiq,function = "mdio";
};
gphy-leds {
lantiq,groups = "gphy0 led1", "gphy1 led1";
lantiq,function = "gphy";
lantiq,pull = <2>;
lantiq,open-drain = <0>;
lantiq,output = <1>;
};
phy-rst {
lantiq,pins = "io42";
lantiq,pull = <0>;
lantiq,open-drain = <0>;
lantiq,output = <1>;
};
spi-in {
lantiq,pins = "io16";
lantiq,open-drain = <1>;
lantiq,pull = <2>;
};
spi-out {
lantiq,pins = "io10", "io17", "io18", "io21";
lantiq,open-drain = <0>;
lantiq,pull = <2>;
};
pcie-rst {
lantiq,pins = "io38";
lantiq,pull = <0>;
lantiq,output = <1>;
};
};
};

eth@E108000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "lantiq,xrx200-net";
reg = < 0xE108000 0x3000 /* switch */
0xE10B100 0x70 /* mdio */
0xE10B1D8 0x30 /* mii */
0xE10B308 0x30 /* pmac */
>;
interrupt-parent = <&icu0>;
interrupts = <73 72>;

lan: interface@0 {
compatible = "lantiq,xrx200-pdi";
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
mtd-mac-address = <&ath9k_cal 0xf100>;
lantiq,switch;

ethernet@0 {
compatible = "lantiq,xrx200-pdi-port";
reg = <0>;
phy-mode = "rgmii";
phy-handle = <&phy0>;
// gpios = <&gpio 42 1>;
};
ethernet@5 {
compatible = "lantiq,xrx200-pdi-port";
reg = <5>;
phy-mode = "rgmii";
phy-handle = <&phy5>;
};
ethernet@2 {
compatible = "lantiq,xrx200-pdi-port";
reg = <2>;
phy-mode = "gmii";
phy-handle = <&phy11>;
};
ethernet@3 {
compatible = "lantiq,xrx200-pdi-port";
reg = <4>;
phy-mode = "gmii";
phy-handle = <&phy13>;
};
};

mdio@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "lantiq,xrx200-mdio";
phy0: ethernet-phy@0 {
reg = <0x0>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
};
phy5: ethernet-phy@5 {
reg = <0x5>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
};
phy11: ethernet-phy@11 {
reg = <0x11>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
};
phy13: ethernet-phy@13 {
reg = <0x13>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22";
};
};
};

ifxhcd@E101000 {
status = "okay";
gpios = <&gpio 33 0>;
lantiq,portmask = <0x3>;
};

ifxhcd@E106000 {
status = "okay";
gpios = <&gpio 33 0>;
};
};

gphy-xrx200 {
compatible = "lantiq,phy-xrx200";
firmware = "lantiq/vr9_phy11g_a2x.bin";
phys = [ 00 01 ];
};

pcie {
compatible = "lantiq,pcie-xway";
};

spi {
#address-cells = <1>;
#size-cells = <1>;

compatible = "spi-gpio";

gpio-miso = <&gpio 16 0>;
gpio-mosi = <&gpio 17 0>;
gpio-sck = <&gpio 18 0>;
num-chipselects = <1>;
cs-gpios = <&gpio 10 1>;

m25p80@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "en25q64", "m25p80";
reg = <0 0>;
linux,modalias = "en25q64";
spi-max-frequency = <1000000>;

partition@0 {
reg = <0x0 0x20000>;
label = "u-boot";
read-only;
};

partition@20000 {
reg = <0x20000 0x6a0000>;
label = "firmware";
};

partition@6c0000 {
reg = <0x6c0000 0x100000>;
label = "dsl_fw";
};

partition@7c0000 {
reg = <0x7c0000 0x10000>;
label = "config";
read-only;
};

ath9k_cal: partition@7d0000 {
reg = <0x7d0000 0x30000>;
label = "boardconfig";
read-only;
};
};
};

ath9k_eep {
compatible = "ath9k,eeprom";
ath,eep-flash = <&ath9k_cal 0x21000>;
ath,mac-offset = <0xf100>;
ath,mac-increment;
ath,led-pin = <0>;
};

gpio-keys-polled {
compatible = "gpio-keys-polled";
#address-cells = <1>;
#size-cells = <0>;
poll-interval = <100>;
reset {
label = "reset";
gpios = <&gpio 0 1>;
linux,code = <0x198>;
};

wifi {
label = "wifi";
gpios = <&gpio 9 0>;
linux,code = <0xf7>;
linux,input-type = <5>; /* EV_SW */
};

wps {
label = "wps";
gpios = <&gpio 39 1>;
linux,code = <0x211>;
};
};

gpio-leds {
compatible = "gpio-leds";

dsl {
label = "dsl";
gpios = <&gpio 4 0>;
};
internet {
label = "internet";
gpios = <&gpio 5 0>;
};
usb0 {
label = "usb";
gpios = <&gpio 19 0>;
};
usb2 {
label = "usb2";
gpios = <&gpio 20 0>;
};
wps {
label = "wps";
gpios = <&gpio 37 0>;
};
};
};
31 changes: 31 additions & 0 deletions target/linux/lantiq/dts/TDW8980.dts
View file
@@ -0,0 +1,31 @@
/dts-v1/;

/include/ "TDW89X0.dtsi"

/ {
model = "TDW8980 - TP-LINK TD-W8980";

fpi@10000000 {
gpio: pinmux@E100B10 {
state_default: pinmux {
pci_rst {
lantiq,pins = "io21";
lantiq,output = <1>;
lantiq,open-drain;
};
};
};

pci@E105400 {
status = "okay";
lantiq,bus-clock = <33333333>;
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
interrupt-map = <0x7000 0 0 1 &icu0 30 1>;
gpio-reset = <&gpio 21 0>;
};
};

ath9k_eep {
ath,pci-slot = <0>;
};
};

0 comments on commit 161179f

Please sign in to comment.