



Aphelion Instruction Set Architecture Reference Manual v0.4.0

Seth Poulsen
sp@sandwichman.dev

Kayla Silk-Corke
kaylasilkc@gmail.com

Krzysztof Wolicki
der.teufel.mail@gmail.com

Contents

1 Introduction	2
2 Registers	2
2.1 General Purpose Registers	2
2.2 RZ - Zero Register	2
2.3 IP - Instruction Pointer	2
2.4 SP, FP - Stack & Frame Pointer	2
2.5 ST - Status Register	2
3 Instruction Set	3
3.1 System Control	3
3.2 Input & Output	3
3.3 Control Flow	3
3.3.1 Branch Conditions	4
3.4 Stack Operations	4
3.5 Data Flow	4
3.6 Comparisons	5
3.7 Arithmetic Operations	5
3.8 Bitwise Operations	6
3.9 Extension F - Floating-Point Operations	7
3.10 Instruction Encoding	7
4 Memory	8
4.1 Address Translation	8
5 Interrupts	9
6 Input/Output	10
6.1 Interrupt Controller	10
6.2 Input/Output Controller	10
6.3 Memory Management Unit	11
6.4 System Timer	11
7 User Mode	11

1 Introduction

Aphelion is a 64-bit RISC-like instruction set architecture. Aphelion aims to be a clean and featureful architecture without succumbing to paralyzing minimalism or unwieldy complexity, walking a line between CISC and RISC conventions.

2 Registers

Aphelion defines sixteen 64-bit registers. These registers are readable/writable and can be used by any instruction that uses registers, with the exception of the status register **st** (more on this later).

Mnemonic	Code	Description
rz	0	always 0
ra-rk	1-11	general purpose
ip	12	instruction pointer
sp	13	stack pointer
fp	14	frame pointer
st	15	status register

2.1 General Purpose Registers

Registers **ra** through **rk** can be used to store data relevant to the program. They serve no special function and are not significant to the processor in any way.

2.2 RZ - Zero Register

The zero register **rz** always holds the value 0. All write operations are ignored.

2.3 IP - Instruction Pointer

The instruction pointer **ip** holds the address of the next instruction to be executed. It is incremented after an instruction is loaded into the processor, but before that instruction is executed (an instruction loaded from **0x00** will see that **ip** is **0x04**). The instruction pointer can be modified directly, or through the use of dedicated control flow instructions.

The instruction pointer **ip** can be set to a value that is not aligned to 4 bytes, but an **Unaligned Access** interrupt will trigger when the next instruction is loaded.

2.4 SP, FP - Stack & Frame Pointer

Registers **sp** and **fp** are the stack pointer and the frame pointer, respectively. The stack pointer contains the memory address of the top stack entry. The frame pointer contains the base address of the current stack frame. See *Interrupts* for error states.

Like all registers, **fp** and **sp** are initialized to **0** upon startup. Aphelion's built-in stack instructions grow the stack downwards, so these registers should be explicitly set before any operations that involve the stack happen.

2.5 ST - Status Register

The status register contains bit flags and information about the processor state. Most flags are set by the **cmp** comparison instructions, with the exception of **CB** and **CBU**, which are set by **add** and **sub**. Modifying the status register directly is illegal and will trigger an **Invalid Operation** interrupt.

st is laid out like so:

63 .. 32	31	30 .. 8	7	6	5	4	3	2	1	0
CI	EF	[unused]	M	LU	L	E	CBU	CB	Z	S

where:

Key	Name	Description
S	SIGN	$(i64)a < 0$
Z	ZERO	$a = 0$
CB	CARRY_BORROW	$a + b + (i64)C > I64_MAX$ $a - b - (i64)B < I64_MIN$
CBU	CARRY_BORROW_UNSIGNED	$a + b + (u64)C > U64_MAX$ $a - b - (u64)B < U64_MIN$
E	EQUAL	$a = b$
L	LESS	$a < b$
LU	LESS_UNSIGNED	$(u64)a < (u64)b$
M	MODE	processor mode
EF	EXT_F	"Extension F - Floating Point Operations" is enabled
CI	CURRENT_INST	copy of the current instruction's machine code

3 Instruction Set

3.1 System Control

Mnemonic	Encoding	Format	Description
nop			no operation, expands to 'add rz, rz, rz'
inv			invalid opcode, expands to 'int 2'
int imm8	00 -- imm8 0x01	F	trigger interrupt imm8 (see Interrupts)
iret	01 -- — 0x01	F	return from interrupt
ires	02 -- — 0x01	F	resolve interrupt
usr rd	03 rd — 0x01	F	enter user mode and jump to address in rd. rd should hold a virtual address.

3.2 Input & Output

Mnemonic	Encoding	Format	Description
out rd/imm16, rs			Assembler alias for outr, outi
in rd, rs/imm16			Assembler alias for inr, ini
outr rd, rs	rd rs — 0x02	M	output data in rs to port rd
outi imm16, rs	-- rs imm16 0x03	M	output data in rs to port imm16
inr rd, rs	rd rs — 0x04	M	read data from port rs to rd
ini rd, imm16	rd -- imm16 0x05	M	read data from port imm16 to rd

3.3 Control Flow

Mnemonic	Encoding	Format	Description
call rs, label			call function, expands to 'li rs, label; jal rs, 0'
callr rs, label, rd			call function, expands to 'li rs, label; jalr rs, 0, rd'
jal rs, imm16	-- rs imm16 0x06	M	push ip, $ip \leftarrow rs + 4 * (i64)imm16$
jalr rs, imm16, rd	rd rs imm16 0x07	M	$rd \leftarrow ip$, $ip \leftarrow rs + 4 * (i64)imm16$
ret	-- -- — 0x08	M	pop ip

retr rs	-- rs — 0×09	M	ip ← rs
b(cc) imm20	cc imm20 0×0a	B	ip ← pc + 4*(i64)imm20, branch on condition (see Branch Conditions below)

3.3.1 Branch Conditions

Mnemonic	Code	With cmpr A, B	Condition
bra	0×0	always	(true)
beq	0×1	A = B	EQUAL
bez	0×2	A = 0	ZERO
blt	0×3	A < B	LESS
ble	0×4	A ≤ B	LESS EQUAL
bltu	0×5	(u64)A < (u64)B	LESS_UNSIGNED
bleu	0×6	(u64)A ≤ (u64)B	LESS_UNSIGNED EQUAL
bne	0×9	!(A = B)	!EQUAL
bnz	0×A	!(A = 0)	!ZERO
bge	0×B	A ≥ B	!LESS
bgt	0×C	A > B	!(LESS EQUAL)
bgeu	0×D	(u64)A ≥ (u64)B	!(LESS_UNSIGNED)
bgtu	0×E	(u64)A > (u64)B	!(LESS_UNSIGNED EQUAL)

3.4 Stack Operations

Mnemonic	Encoding	Format	Description
push rs	-- rs — 0×0b	M	sp ← sp - 8, mem[sp] ← rs
pop rd	rd -- — 0×0c	M	rd ← mem[sp], sp ← sp + 8
enter	-- — 0×0d	B	push fp, fp = sp; enter stack frame
leave	-- — 0×0e	B	sp = fp, pop fp; leave stack frame

3.5 Data Flow

Note: Parameters denoted with parenthesis are optional in the assembly syntax.

Mnemonic	Encoding	Format	Description
mov rd, rs			rd ← rs, expands to 'or rd, rs, rz'
li rd, imm			rd ← imm64, expands to li-family as needed
lli rd, imm	rd 0 imm 0×10	F	rd[15..0] ← imm
llis rd, imm	rd 1 imm 0×10	F	rd ← (i64)imm
lui rd, imm	rd 2 imm 0×10	F	rd[31..16] ← imm
luis rd, imm	rd 3 imm 0×10	F	rd ← (i64)imm << 16
lti rd, imm	rd 4 imm 0×10	F	rd[47..32] ← imm
ltis rd, imm	rd 5 imm 0×10	F	rd ← (i64)imm << 32
ltui rd, imm	rd 6 imm 0×10	F	rd[63..48] ← imm
ltuis rd, imm	rd 7 imm 0×10	F	rd ← (i64)imm << 48
lw rd, rs, off, (rn, sh)	rd rs rn sh off 0×11	E	rd ← mem[rs + (i64)off + rn << sh]
lh rd, rs, off, (rn, sh)	rd rs rn sh off 0×12	E	rd[31..0] ← mem[rs + (i64)off + rn << sh]

lhs	rd, rs, off, (rn, sh)	rd rs rn sh off 0×13	E	$rd \leftarrow \text{mem}[rs + (i64)off + rn \ll sh]$
lq	rd, rs, off, (rn, sh)	rd rs rn sh off 0×14	E	$rd[15..0] \leftarrow \text{mem}[rs + (i64)off + rn \ll sh]$
lqs	rd, rs, off, (rn, sh)	rd rs rn sh off 0×15	E	$rd \leftarrow \text{mem}[rs + (i64)off + rn \ll sh]$
lb	rd, rs, off, (rn, sh)	rd rs rn sh off 0×16	E	$rd[7..0] \leftarrow \text{mem}[rs + (i64)off + rn \ll sh]$
lbs	rd, rs, off, (rn, sh)	rd rs rn sh off 0×17	E	$rd \leftarrow \text{mem}[rs + (i64)off + rn \ll sh]$
sw	rs, off, (rn, sh), rd	rd rs rn sh off 0×18	E	$\text{mem}[rs + off + rn \ll sh] \leftarrow (i64)rd$
sh	rs, off, (rn, sh), rd	rd rs rn sh off 0×19	E	$\text{mem}[rs + off + rn \ll sh] \leftarrow (i32)rd$
sq	rs, off, (rn, sh), rd	rd rs rn sh off 0×1a	E	$\text{mem}[rs + off + rn \ll sh] \leftarrow (i16)rd$
sb	rs, off, (rn, sh), rd	rd rs rn sh off 0×1b	E	$\text{mem}[rs + off + rn \ll sh] \leftarrow (i8)rd$

3.6 Comparisons

Mnemonic	Encoding	Format	Description
cmp r1/imm, r2/imm			Alias for cmpr, cmpi
cmpr r1, r2	r1 r2 — 1e	M	compare and set flags (see status register)
cmpi r1/imm, r1/imm	r1 [s] imm 1f	F	compare and set flags (see status register). imm is sign-extended. if the immediate value is first, [s] is set to 1, else 0.

3.7 Arithmetic Operations

Mnemonic	Encoding	Format	Description
add rd, r1, r2/imm16			Integer addition; alias for addr, addi
sub rd, r1, r2/imm16			Integer subtraction; alias for subr, subi
imul rd, r1, r2/imm16			Signed integer multiplication; alias for imulr, imuli
umul rd, r1, r2/imm16			Unsigned integer multiplication; alias for umulr, umuli
idiv rd, r1, r2/imm16			Signed integer division; alias for idivr, idivi
udiv rd, r1, r2/imm16			Unsigned integer division; alias for udivr, udivi
rem rd, r1, r2/imm16			Integer remainder (truncated); alias for remr, remi
mod rd, r1, r2/imm16			Integer modulus (floored); alias for modr, modi
addr rd, r1, r2	rd r1 r2 -- 0×20	R	$rd \leftarrow r1 + r2$
addi rd, r1, imm16	rd r1 imm16 0×21	M	$rd \leftarrow r1 + (i64)imm16$
subr rd, r1, r2	rd r1 r2 -- 0×22	R	$rd \leftarrow r1 - r2$
subi rd, r1, imm16	rd r1 imm16 0×23	M	$rd \leftarrow r1 - (i64)imm16$
imulr rd, r1, r2	rd r1 r2 -- 0×24	R	$rd \leftarrow r1 * r2$ (signed)
imuli rd, r1, imm16	rd r1 imm16 0×25	M	$rd \leftarrow r1 * (i64)imm16$ (signed)
idivr rd, r1, r2	rd r1 r2 -- 0×26	R	$rd \leftarrow r1 / r2$ (signed)
idivi rd, r1, imm16	rd r1 imm16 0×27	M	$rd \leftarrow r1 / (i64)imm16$ (signed)
umulr rd, r1, r2	rd r1 r2 -- 0×28	R	$rd \leftarrow r1 * r2$ (unsigned)

umul _i rd, r1, imm16	rd r1 imm16 0×29	M	$rd \leftarrow r1 * (u64)imm16$ (unsigned)
udiv _r rd, r1, r2	rd r1 r2 -- 0×2a	R	$rd \leftarrow r1 / r2$ (unsigned)
udiv _i rd, r1, imm16	rd r1 imm16 0×2b	M	$rd \leftarrow r1 / (u64)imm16$ (unsigned)
rem _r rd, r1, r2	rd r1 r2 -- 0×2c	R	$rd \leftarrow r1 \% r2$
rem _i rd, r1, imm16	rd r1 imm16 0×2d	M	$rd \leftarrow r1 \% (i64)imm16$
mod _r rd, r1, r2	rd r1 r2 -- 0×2e	R	$rd \leftarrow r1 \% r2$
mod _i rd, r1, imm16	rd r1 imm16 0×2f	M	$rd \leftarrow r1 \% (i64)imm16$

3.8 Bitwise Operations

For bitwise operations, assume all immediates zero-extended unless otherwise specified.

Mnemonic	Encoding	Format	Description
and rd, r1, r2/imm16			Bitwise AND, alias for and _r , and _i
or rd, r1, r2/imm16			Bitwise OR, alias for or _r , or _i
nor rd, r1, r2/imm16			Bitwise NOR, alias for nor _r , nor _i
not rd, rs			Bitwise NOT, expand to 'nor rd, rs, rz'
xor rd, r1, r2/imm16			Bitwise XOR, alias for xor _r , xor _i
shl rd, r1, r2/imm16			Shift left, alias for shl _r , shl _i
asr rd, r1, r2/imm16			Arithmetic shift right, alias for asr _r , asr _i
lsr rd, r1, r2/imm16			Logical shift right, alias for asr _r , asr _i
bit rd, r1, r2/imm16			Extract single bit, alias for bit _r , bit _i .
and _r rd, r1, r2	rd r1 r2 -- 0×30	R	$rd \leftarrow r1 \& r2$
and _i rd, r1, imm16	rd r1 imm16 0×31	M	$rd \leftarrow r1 \& (u64)imm16$
orr rd, r1, r2	rd r1 r2 -- 0×32	R	$rd \leftarrow r1 r2$
ori rd, r1, imm16	rd r1 imm16 0×33	M	$rd \leftarrow r1 (u64)imm16$
nor _r rd, r1, r2	rd r1 r2 -- 0×34	R	$rd \leftarrow !(r1 r2)$
nor _i rd, r1, imm16	rd r1 imm16 0×35	M	$rd \leftarrow !(r1 (u64)imm16)$
xorr rd, r1, r2	rd r1 r2 -- 0×36	R	$rd \leftarrow r1 \wedge r2$
xor _i rd, r1, imm16	rd r1 imm16 0×37	M	$rd \leftarrow r1 \wedge (u64)imm16$
shl _r rd, r1, r2	rd r1 r2 -- 0×38	R	$rd \leftarrow r1 \ll r2$
shl _i rd, r1, imm16	rd r1 imm16 0×39	M	$rd \leftarrow r1 \ll (u64)imm16$
asr _r rd, r1, r2	rd r1 r2 -- 0×3a	R	$rd \leftarrow (i64)r1 \gg r2$
asr _i rd, r1, imm16	rd r1 imm16 0×3b	M	$rd \leftarrow (i64)r1 \gg (u64)imm16$
lsr _r rd, r1, r2	rd r1 r2 -- 0×3c	R	$rd \leftarrow (u64)r1 \gg r2$
lsr _i rd, r1, imm16	rd r1 imm16 0×3d	M	$rd \leftarrow (u64)r1 \gg (u64)imm16$
bit _r rd, r1, r2	rd r1 r2 -- 0×3e	R	$rd \leftarrow (r2 \text{ in } 0..63) ? r1[r2] : 0$
bit _i rd, r1, imm16	rd r1 imm16 0×3f	M	$rd \leftarrow (imm16 \text{ in } 0..63) ? r1[imm16] : 0$
setfs rd			$rd \leftarrow \text{'SIGN' flag, expands to 'biti rd, st, 0'}$
setfz rd			$rd \leftarrow \text{'ZERO' flag, expands to 'biti rd, st, 1'}$
setfcb rd			$rd \leftarrow \text{'CARRY_BORROW' flag, expands to 'biti rd, st, 2'}$
setfcbu rd			$rd \leftarrow \text{'CARRY_BORROW_UNSIGNED' flag, expands to 'biti rd, st, 3'}$
setfe rd			$rd \leftarrow \text{'EQUAL' flag, expands to 'biti rd, st, 4'}$

setfl rd			rd ← 'LESS' flag, expands to 'biti rd, st, 5'
setflu rd			rd ← 'LESS_UNSIGNED' flag, expands to 'biti rd, st, 6'

3.9 Extension F - Floating-Point Operations

Aphelion Extension F - Floating-Point Operations implements hardware support for floating-point formats as specified in the IEEE 754-2008 standard. The extension implements every operation for half-precision (16-bit), single-precision (32-bit), and double-precision (64-bit) formats. To specify, the instruction name must be appended with **.16**, **.32**, or **.64** for half, single, or double-precision, with the instruction's **func** field set to **0**, **1**, and **2** respectively.

Mnemonic	Encoding	Format	Description
fcmp r1, r2	-- r1 r2 [p] -- 0x40	E	rd ← compare r1 and r2
fto rd, rs	rd rs -- [p] -- 0x41	E	rd ← (f[]) rs
ffrom rd, rs	rd rs -- [p] -- 0x42	E	rd ← (i64) rs
fneg rd, rs	rd rs -- [p] -- 0x43	E	rd ← -rs
fabs rd, rs	rd rs -- [p] -- 0x44	E	rd ← rs
fadd rd, r1, r2	rd r1 r2 [p] -- 0x45	E	rd ← r1 + r2
fsub rd, r1, r2	rd r1 r2 [p] -- 0x46	E	rd ← r1 - r2
fmul rd, r1, r2	rd r1 r2 [p] -- 0x47	E	rd ← r1 * r2
fdiv rd, r1, r2	rd r1 r2 [p] -- 0x48	E	rd ← r1 / r2
fma rd, r1, r2	rd r1 r2 [p] -- 0x49	E	rd ← rd + (r1 * r2)
fsqrt rd, r1	rd r1 -- [p] -- 0x4a	E	rd ← squareroot(r1)
fmin rd, r1, r2	rd r1 r2 [p] -- 0x4b	E	rd ← min(r1, r2)
fmax rd, r1, r2	rd r1 r2 [p] -- 0x4c	E	rd ← max(r1, r2)
fsat rd, r1	rd r1 -- [p] -- 0x4d	E	rd ← smallest integer greater than or equal to r1 (basically ceil)
fcnv rd, r1	rd r1 -- [p] -- 0x4e	E	rd ← cast(r1); convert between precisions
fnan rd, r1	rd r1 -- [p] -- 0x4f	E	rd ← isnan(r1);

The instruction **fcnv** is a special case. **fcnv** takes two precision tags, the first tag occupying the lower two bits of **func** and the second occupying the higher two bits of **func**. The first tag specifies the format being converted to, and the second tag specifies the format being converted from. For example, the instruction **fcnv.64.32 rb, ra** would convert a single-precision value in **ra** to the nearest double-precision value and store it in **rb**. Conversions where the source precision and destination precision are equal are invalid instructions.

Floating point conversions using **ffrom** will output **0x7FFFFFFFFFFFFFFF** if given a value that is NaN, greater than 9,223,372,036,854,775,807 or less than -9,223,372,036,854,775,808.

3.10 Instruction Encoding

Each instruction follows an encoding format, which separates the instruction's 32 bits into distinct fields. The way these fields are filled out are specified in the **Encoding** column of the previous tables.

	31 .. 28	27 .. 24	23 .. 20	19 .. 16	15 .. 8	7 .. 0
E	rde	rs1	rs2	func	imm	opcode
R	rde	rs1	rs2		imm	opcode
M	rde	rs1			imm	opcode


F	rde	func	imm	opcode
B	func		imm	opcode

4 Memory

Aphelion uses a full 64-bit address space internally. Maximum addressable space is not defined by the ISA, but by the memory limitations of the system hardware. Memory is separated into 16 KiB (2^{14} B) pages. Like all other registers, the instruction pointer **ip** is initialized to **0**. Consequently, address **0** is where code execution begins on system startup.

4.1 Address Translation

Aphelion provides user-mode virtual memory in the form of a five-level page table:



Page directories (PDs) are a single page long (excluding the top-level directory) and must be aligned with page boundaries. Each PD is an array of 2048 page directory entries (PDEs). PDEs contain information about the next level directory/page as well as permissions. PDEs are laid out like so:

63 .. 14	13 .. 5	4	3	2	1	0
NX	[reserved]	X	W	R	O	V

where:

Key	Name	Description
NX	Next	These are the upper 50 bits of the next sub-directory/page.
V	Valid	If set (1), this entry is valid and can be used for further translation. If not set (0), all sub-pages are invalid/unmapped and should trigger an access violation if used.
O	Override	If set, permissions in this entry are authoritative for all valid sub-pages. If not set, permissions are left to sub-directories. This bit is ignored for the lowest order page directories, which have no sub-directories. Authoritative permissions can be reset by another sub-entry with Override set.
R	Read	If set && Override is set, all valid sub-pages are readable. If unset && Override is set, all valid sub-pages are not readable.
W	Write	If set && Override is set, all valid sub-pages are writable. If unset && Override is set, all valid sub-pages are not readable.
X	Execute	If set && Override is set, all valid sub-pages are executable. If unset && Override is set, all valid sub-pages are not executable.

5 Interrupts

The Interrupt Vector Table (IVT) has 256 entries. Each entry is a function address, making the full table 2048 bytes wide. The location of an interrupt's IVT entry is defined as **IVT_BASE_ADDRESS+(int*8)**, where **int** is the interrupt number. When an interrupt is triggered, it will exit to kernel mode (if not in kernel mode already) and run code at the address defined at the relevant IVT entry. Interrupt handlers should be returned from with the **iret** instruction or marked as resolved with the **ires** instruction.

The IVT's location is initialized to **0**, so should be initialized somewhere else as soon as possible after startup. For information about setting the location of the IVT, see *reserved ports*.

Aphelion's reserved interrupts are as follows:

Code	Name	Description
0x00	Divide By Zero	Triggers when the second argument of a div, mod, or rem instruction is zero.
0x01	Breakpoint	Reserved for debugger breakpoints.
0x02	Invalid Operation	Triggers when some kind of restricted or invalid operation occurs. This includes unrecognized opcode, unrecognized secondaryfunction values, or when a restricted instruction is encountered / modification of a restricted register is attempted in user mode.
0x03	Stack Underflow	Triggers when $sp > fp$, which means a stack underflow has occurred.
0x04	Unaligned Access	Memory has been accessed across type width boundaries.
0x05	Access Violation	Memory has been accessed in an invalid way: In kernel mode, this triggers due to accesses outside physical memory bounds. In user mode, this triggers when unmapped/invalid memory is accessed or when virtual memory permissions do not allow the access.
0x06	Interrupt Overflow	Interrupt controller has experienced an interrupt queue overflow, meaning too many interrupts have triggered in a certain time.

The Interrupt Controller has an internal FIFO 32-item queue for pending interrupt signals. If an interrupt triggers when a handler has not yet returned or resolved, it is pushed to the queue and will trigger immediately after the current interrupt handler returns or resolves. If this queue overflows, the queue will reset and an **Interrupt Overflow** interrupt will be pushed onto it, so that it will trigger immediately after the current interrupt handler is complete.

If there are interrupts waiting to be handled in the interrupt queue and a handler returns using **iret**, the next handler will *immediately* be executed instead of immediately returning to the code that trig-

gered it. The instruction pointer **ip** and the status register **st** will be stored. When the interrupt queue is clear, **ip** and **st** are restored and execution resumes smoothly from the original trigger point.

If an **ires** instruction is used instead of an **iret** instruction, execution resumes after the **ires** instruction itself. Stored values of **ip** and **st** are discarded and the current **ip** and **st** are saved in their place. Queued handlers will use these new values when restoring the state of the machine after the queue is clear. This is useful for interrupts that must be considered “resolved” at some point but that may not return to where they were triggered (such as an exit syscall).

iret and **ires** do absolutely nothing when the interrupt queue is empty.

6 Input/Output

Aphelion uses a port-based I/O system. The ISA reserves some ports for internal system configuration, while the rest are general-purpose. Ports are 64-bit, and ports that do not use the entire 64-bits should have unused bits held low (at 0). The value of a port is the most recent value written to it by the corresponding external device.

In theory, there are a maximum of 65,536 ports. Obviously, the use and availability of ports depends on the capabilities of the implementation system’s hardware.

There are a small number of internal system devices hardwired to reserved ports. These are used for system configuration, serving the same purpose that control registers and special configuration instructions would on other architectures.

Port	Name	Description
0	Interrupt Controller	Manages interrupts and the Interrupt Vector Table.
1	Input/Output Controller	Manages I/O operation and provides I/O information.
2	Memory Management Unit	Oversees memory access and address translation.
3	System Timer	Provides time information and can be used as a PIT/HPET.

6.1 Interrupt Controller

The Interrupt Controller is the internal device that manages the interrupt system and handles interrupt sources. The commands it accepts are as follows:

Code	Name	Description
0x00	Set IVT Base Address	Primes the controller for setting the IVT base address. The next data it expects to receive is the new address of the IVT, which must be word-aligned.

Invalid commands are discarded.

6.2 Input/Output Controller

The Input/Output Controller manages I/O events and routing. The commands it accepts are as follows:

Code	Name	Description
0x00	Bind Port to Interrupt	Primes the controller to bind input activity on a port to the triggering of an interrupt. After this, the controller expects to receive the port number, and then the interrupt number.

Invalid commands are discarded.

6.3 Memory Management Unit

The Memory Management Unit oversees memory access and virtual address translation. The commands it accepts are as follows:

Code	Name	Description
0x00	Flush Translation Lookaside Buffer	Reset the MMU's virtual address translation cache.
0x01	Set Page Table Base	Primes the MMU to set the base address of the page table, after which it expects an address. This will be force-aligned downward to the nearest page boundary less than or equal to the given address. This will also flush the translation lookaside buffer automatically.
0x02	Translate Address	Primes the MMU to translate an address given the current page table base, after which it expects the address. The MMU will walk the page table and reply with the translated address. If the address is unmapped, it will reply with the untranslated address given to it.

Invalid commands are discarded.

6.4 System Timer

The System Timer provides various types of information about time and also functions as a PIT/HPET. This PIT/HPET has a maximum of 8 individual timers/alarms that can be set.

Code	Name	Description
0x00	Query Uptime Microseconds	Replies with the microseconds elapsed since execution began, as a 64-bit signed integer.
0x01	Query Global Microseconds	Replies with the current Unix Timestamp in microseconds, as a 64-bit signed integer.
0x02	Set Global Microseconds	Expects to receive a Unix Timestamp in microseconds as a 64-bit signed integer.
0x03	Set Timer	Sets an unset timer to trigger in [x] microseconds. Expects to receive an interval in microseconds as a 64-bit unsigned integer. Replies with 0x000000000001F44D if the operation is successful. If all timers are already set/active, the operation fails and the ST replies with 0x000000000001F44E.

Invalid commands are discarded.

7 User Mode

When user mode is active. There are a few limitations placed on the processor:

- **I/O Disabled** - I/O instructions are disabled and are treated like invalid instructions.
- **Memory Translation** - The MMU uses the aforementioned page table to translate memory accesses from a virtual address space.
- **System Control Disabled** - **iret**, **ires**, and **usr** are invalid in user mode, since all interrupt handlers execute in kernel mode.