Skip to content
View ourspalois's full-sized avatar
  • INI (ETH & UZH)
  • Zurich
  • 21:07 (UTC +02:00)
Block or Report

Block or report ourspalois

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. PinAIpple PinAIpple Public

    A system integration of a static low power accelerator of bayesian machines (based on IBEX/lowriscv)

    SystemVerilog 1

  2. CUDA-training CUDA-training Public

    Forked from tpoisot/CUDA-training

    CUDA programs for our training session.

    C

  3. RAN_VHDL RAN_VHDL Public

  4. common_cells common_cells Public

    Forked from pulp-platform/common_cells

    Common SystemVerilog components

    SystemVerilog

  5. cluster_interconnect cluster_interconnect Public

    Forked from pulp-platform/cluster_interconnect

    SystemVerilog

  6. Fraise Fraise Public

    the control hardware for the bayesian machine accelerator to be integrated in Pinaipple

    SystemVerilog