Fix deprecation

phanrahan · Dec 11, 2019 · 8a19e37 · 8a19e37
1 parent c981d2a
commit 8a19e37
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 1 deletion.
diff --git a/magma/backend/coreir_transformer.py b/magma/backend/coreir_transformer.py
@@ -196,7 +196,7 @@ def connect(self, module_defn, port, value, non_input_ports):
         if value is None and is_clock_or_nested_clock(type(port)):
             return
         if value is None:
-            if port.isinout():
+            if port.is_inout():
                 return  # skip inouts because they might be conn. as an input.
             raise Exception(f"Found unconnected port: {port.debug_name}")
 

diff --git a/tests/test_syntax/test_to_verilog.py b/tests/test_syntax/test_to_verilog.py
@@ -63,6 +63,7 @@ def test_simple_alu():
         # Test with fault if available
         import fault
         tester = fault.Tester(SimpleALU)
+        tester.circuit.CLK = 0
         ops = [operator.add, operator.sub, operator.mul, operator.floordiv]
         for i, op in enumerate(ops):
             tester.circuit.config_ = i