Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Synt to verilog #441

Merged
merged 27 commits into from Dec 5, 2019
Merged

Synt to verilog #441

merged 27 commits into from Dec 5, 2019

Conversation

leonardt
Copy link
Collaborator

Initial prototype of compiling combinational directly to verilog through kratos (cc @Kuree)

@coveralls
Copy link

coveralls commented Sep 27, 2019

Pull Request Test Coverage Report for Build 2400

  • 226 of 403 (56.08%) changed or added relevant lines in 3 files are covered.
  • No unchanged relevant lines lost coverage.
  • Overall coverage decreased (-1.2%) to 73.834%

Changes Missing Coverage Covered Lines Changed/Added Lines %
magma/syntax/verilog.py 144 167 86.23%
magma/syntax/verilog_utils.py 81 235 34.47%
Totals Coverage Status
Change from base Build 2376: -1.2%
Covered Lines: 9464
Relevant Lines: 12818

💛 - Coveralls

@leonardt leonardt merged commit dd27de8 into master Dec 5, 2019
@leonardt leonardt deleted the synt-to-verilog branch December 5, 2019 00:45
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants