Emacs support for the Verilog Hardware Description Language

-	7	iacs supp	ortiol the vernog hardv	wate Description Language				
Description		<u>Keystroke</u>	Function	<u>Note</u>				
<u>Verilog</u> Editing	١	•	node for the Verilog hardware description language					
			rilog support, the pel-use-verilog user-option mus is turned on the <f11> SPC V</f11> prefix is made av	· · · · · · · · · · · · · · · · · · ·				
	PEL uses the verilog-mode distributed with Emacs and available as <u>verilog-mode on GNU-Elpa</u> . More info about this mode is available in the <u>veripool.org</u> website in: Introduction to <u>Verilog-Mode</u>							
	• More into about this mode is available in the <u>veripool.org</u> website in: <u>Introduction to Verilog-Mode</u> On Emacs >= 30.1, when pel-use-tree-sitter is on (set to t), PEL automatically activates the use of the <u>verilog-ts-mode</u> external package.							
	• When that is installed, PEL automatically install tree-sitter-systemverilog, the SystemVerilog tree-sitter grammar, using the local Git command and a C							
	 and C++ compiler and linker to build the language grammar dynamic library. Under PEL, for this automatic installation to work please follow the <u>PEL setup tree-sitter instructions</u>. 							
	The <u>verilog-ext</u> external package is used when <u>we pel-use-verilog-ext</u> is turned on (set to t).							
	l X		rnal package is used when 🚧 pel-use-veri-kompa V programming languages use the 🗤 file extension					
	The <u>v-mode</u> external package code does not take that into account and prevents opening Verilog .v files in verilog-mode.							
Last updated on:	PEL solves the issue in the activation of the V language support. See <u>\$1 - V</u> for more information. 2025-09-14							
Open this PDF file.	<f11> SPC V <f1></f1></f11>		(pel-help-pdf &optional OPEN-WEB-PAGE)	Open the \hot_verilog local PDF. If the prefix argument (like C-u or M) is				
See also: <u>∑ Help/Info</u>	<f12> <f1></f1></f12>		(por nor) par copiloria er zit trzz (ricz)	used, then it opens the remote GitHub hosted raw PDF instead. If the pel-flip-				
∑ Customize PEL Verilog		SPC V <f2></f2>	(pel-customize-pel &optional OTHER-	help-pdf-arg user-option is set it's the other way around. Customize PEL Verilog support.				
support	<f11></f11>		WINDOW)	If OTHER-WINDOW is non-nil (use C-u), display in another window.				
∑ Customize Emacs Verilog		SPC V <f3></f3>	(pel-customize-library &optional OTHER-	Customize Emacs Verilog support: verilog-mode, verilog-ts, verilog-ext, veri-				
support Emacs verilog	<f11></f11>		WINDOW)	kompass				
	-1147			If OTHER-WINDOW is non-nil (use C-u), display in another window.				
Submit bug report	C-c C	-b	(verilog-submit-bug-report)	Submit via mail a bug report on verilog-mode.el.				
Electric Keys								
Terminate line and indent	RET	(electric-verilog-te	erminate-line &optional ARG)	Terminate line & indent next line. With optional ARG, remove existing end of line comments.				
: and indent	:	(electric-verilog-c	olon)	Insert ':' and do all indentations except line indent on this line.				
; and re-indent	;	(electric-verilog-se	emi)	Insert ';' character and reindent the line.				
`and indent to 0 if CPP	`	(electric-verilog-ti	ck)	Insert back-tick, and indent to column 0 if this is a CPP directive.				
; char and indent	C-;	(electric-verilog-se	emi-with-comment)	Insert ';' character, reindent the line and indent for comment.				
Comments	Standard comments support		t and comment filling, described in <u>S Comments</u> a	are available, plus the following Verilog specific comment control commands.				
Toggle display of comments in buffer or	<f11></f11>	; ;	(hide/show-comments-toggle &optional START END)	Toggle hiding/showing of comments in the active region or whole buffer. • If the region is active then toggle in the region. Otherwise, in the whole buffer.				
active region								
See also: <u>See Comments</u> Comment marked region		_	· · · · · · · · · · · · · · · · · · ·	activates it when the pel-use-hide-commt user option is t.				
Comment marked region	C-c C		(verilog-comment-region START END) this area are "deformed": '*')' becomes '!(*' and '}'	Put the region into a Verilog comment.				
	• These	e deformed commen	s are returned to normal if you use verilog-uncomment-region to undo the commenting.					
	 The commented area starts with 'verilog-exclude-str-start', and ends with 'verilog-exclude-str-end'. But if you change these variables, verilog-uncomment-region won't recognize the comments. 							
Insert Verilog star comment	C-c /		(verilog-star-comment)	Insert Verilog star comment at point.				
Uncomment commented region	C-c C	-u	(verilog-uncomment-region)	Uncomment a commented area; change deformed comments back to normal. • This command does nothing if the pointer is not in a commented area. See also				
region				'verilog-comment-region'.				
Navigation	See also <u>E Navigation</u>							
Move backward to beginning of function/	С-М-а		(beginning-of-defun &optional ARG)	Move backward to the beginning of a defun. • With ARG, do it that many times. Negative ARG means move forward to the				
procedure				 With ARG, do it that many times. Negative ARG means move forward to the ARGth following beginning of defun. 				
			(verilog-beg-of-defun)	Move backward to the beginning of the current function or procedure.				
Move backward by block	C-M-b		(verilog-ts-backward-sexp &optional ARG)	Move backward across S-expressions. With 'prefix-arg', move ARG expressions.				
Ourtests 1			(electric-verilog-backward-sexp)	Move backward over one balanced expression.				
Contextual move downwards	C-M-d		(verilog-ts-nav-down-dwim)	Contextual based search downwards. • If inside a module or interface, navigate instances forward.				
				Otherwise try to find nested begin.In any other case move one defun level down.				
Move forward to end of	С-М-е		(end-of-defun &optional ARG INTERACTIVE)	Move forward to next end of defun.				
function/procedure				 With argument, do it that many times. Negative argument -N means move back to Nth preceding end of defun. 				
			(verilog-end-of-defun)	Move forward to the end of the current function or procedure.				
Move forward by block	love forward by block C-M-f		(verilog-ts-forward-sexp &optional ARG)	Move forward across S-expressions. With 'prefix-arg', move ARG expressions.				
			(electric-verilog-forward-sexp)	Move forward over one balanced expression.				
Forward to matching end	С-М-п		(verilog-ts-nav-next-dwim)	Context based search next. If in a parenthesis, go to closing parenthesis (Elisp like).				
Backward to matching end	С-М-р		(verilog-ts-nav-prev-dwim)	Otherwise move through relevant language constructs. Context based search previous.				
	0 P		(volling to her providentily	 If in a parenthesis, go to opening parenthesis (Elisp like). Otherwise move through relevant language constructs.				
Move outside blocks	С-м-и		(verilog-ts-nav-up-dwim)	Contextual based search upwards.				
				If inside a module or interface, navigate instances backwards. Otherwise if in a begin/end block move to corresponding begin.				
Move to definition			(verilog-goto-defun)	In any other case move one defun level up. Move to specified Verilog module/interface/task/function.				
wove to definition	C-c C	-a	(verilog-goto-deidfi)	Move to specified Verilog module/interface/task/function. The default is a name found in the buffer around point.				
				If search fails, other files are checked based on 'verilog-library-flags'.				

Description	<u>Keystroke</u>	Function	<u>Note</u>				
Marking	C-M-h	(mark-defun &optional ARG INTERACTIVE	Put mark at end of this defun, point at beginning.				
Mark function at point		 With positive ARG, mark this and that many nex If the mark is active, it marks the next or previous 	xt defuns; with negative ARG, change the direction of marking. us defun(s) after the one(s) already marked.				
See also <u>» Marking</u>		(verilog-mark-defun) Mark the current Verilog function (or procedure). Puts mark at end, p					
Indentation Control	See also: <u>S Indentation</u>						
Insert new-line and indent	M-RET	(electric-verilog-terminate-and-indent)	Insert a newline and indent for the next statement.				
Indent expression	C-M-q	(prog-indent-sexp &optional DEFUN)	Indent the expression after point.				
I. d		(and a fill or included define 0 anti-	When interactively called with prefix, indent the enclosing defun instead.				
Indent paragraph or function	M-q	(prog-fill-reindent-defun &optional ARGUMENT)	Refill or reindent the paragraph or defun that contains point. (Emacs >= 30.1) If point is in a string or a comment, fill the paragraph that contains point or follows point. Otherwise, reindent the function definition that contains or follows point.				
Code Completion	See also ℤ <u>Auto-Completion</u>						
Completion at point	C-M-i	(completion-at-point)	Display the completions on the text around point. • The completion method is determined by 'completion-at-point-functions'				
Completion help at point	The completion method is determined by		Display the completions on the text around point. • The completion method is determined by 'completion-at-point-functions'				
Code Modification	Note: New users may want to set 'verilog-case-fold' to nil and 'verilog-auto-arg-sort' to t.						
Expand AUTO statements	C-c C-a	(verilog-ts-auto & optional INJECT)	Expand AUTO statements. Look for any /*AUTO*/ commands in the code, as used in instantiations or argument headers. Update the list of signals following the				
	(verilog-auto &optional INJECT) /*AUTO*/ command. More information available in the docstring of verilog-auto. For instance it mentions the following: • Use M-x verilog-delete-auto to remove the AUTOs. • Use M-x verilog-diff-auto to see differences in AUTO expansion. Use M-x verilog-inject-auto to insert AUTOs for the first time. • Use M-x verilog-faq for a pointer to frequently asked questions.						
Line up declarations	C-c <tab></tab>	(verilog-ts-pretty-declarations)	Line up declarations around point.				
		(verilog-pretty-declarations &optional QUIET)	Line up declarations around point. • Be verbose about progress unless optional QUIET set.				
Delete AUTO outputs	C-c C-k	(verilog-ts-delete-auto)	Delete the automatic outputs, regs, and wires created by verilog-ts-auto . • Use verilog-ts-auto to re-insert the updated AUTOs.				
		(verilog-delete-auto)	Delete the automatic outputs, regs, and wires created by verilog-auto. • Use verilog-auto to re-insert the updated AUTOs.				
Line up expressions	C-c C-o	(verilog-ts-pretty-expr)	Line up expressions around point.				
Expand vector on current line	C-c C-e	(verilog-expand-vector)	Take a signal vector on the current line and expand it to multiple lines. • Useful for creating tri's and other expanded fields.				
Insert file header	C-c C-h	(verilog-header)	Insert a standard Verilog file header. • See also 'verilog-sk-header' for an alternative format.				
	С-с С-р	(verilog-preprocess & optional COMMAND FILENAME)	Preprocess the buffer, similar to 'compile', but put output in Verilog-Mode. • Takes optional COMMAND or defaults to 'verilog-preprocessor', and • FILENAME to find directory to run in, or defaults to 'buffer-file-name'.				
Label statements	C-c C-r	(verilog-label-be)	Label matching begin end, fork join and case endcase statements.				
	C-c C-s	(verilog-auto-save-compile)	Update automatics with M-x verilog-auto, save the buffer, and compile.				
Inject AUTO in legacy codeSee command docstring	C-C C-z (verilog-inject-auto) Examine legacy non-AUTO code and insert AUTOs in appropriate places.						
for more info.	 Any always @ blocks with sensitivity lists that match computed lists will be replaced with /*AS*/ comments. Any cells will get /*AUTOINST*/ added to the end of the pin list. Pins with have identical names will be deleted. Argument lists will not be deleted, /*AUTOARG*/ will only be inserted to support adding new ports. You may wish to delete older ports yourself. 						
	C-c *	(verilog-delete-auto-star-implicit)	Delete all .* implicit connections created by 'verilog-auto-star'. This function will be called automatically at save unless verilog-auto-star-save is set, any non-templated expanded pins will be removed.				
	C-c =	(verilog-pretty-expr &optional QUIET)	Line up expressions around point. • If QUIET is non-nil, do not print messages showing the progress of line-up.				
	C-c ?	(verilog-diff-auto)	Expand AUTOs in a temporary buffer and indicate any change.				
	To call this from the comm	nen detecting differences, but once adifference is donand line, see verilog-batch-diff-auto. is selected with verilog-diff-function. It defaults to	etected, whitespace differences may be shown. o 'verilog-diff-report' to report errors & run ediff in interactive mode or 'diff' in batch.				
Syntax Checking	See also: SyntaxCheck						
Convert lint warning into disabling statements	C-c `	(verilog-lint-off)	Convert a Verilog linter warning line into a disable statement.				
5		<pre>bfm_null.v, line 46: Unused input: pc -command or verilog-linter variables determines v</pre>	i_rst_ becomes a comment for the appropriate tool. which product is being used. See verilog-surelint-off and verilog-verilint-off.				
Move to next error	C-c e n	(verilog-ts-goto-next-error)	Move point to next error in the parse tree.				
Move to previous error	С-с е р	(verilog-ts-goto-prev-error)	Move point to previous error in the parse tree.				
Text insertion (using		e skeleton insertion commands.	in a highlighted region, the strategy to the s				
Emacs built-in powerful skeleton	For these commands:		is a highlighted region, the skeleton text is wrapped around the region text.				
system)	 A prefix argument ARG says to wrap the skeleton around the next ARG words. A prefix argument of -1 says to wrap around region, even if not highlighted. A prefix argument of zero says to wrap around zero wordsthat is, nothing. This is a way of overriding the use of a highlighted region. 						
display comment	C-c C-t /	(verilog-sk-comment &optional STR ARG)	Inserts three comment lines, making a display comment.				
else if statement	C-c C-t :	(verilog-sk-else-if &optional STR ARG)	Insert a skeleton else if statement.				
inout definition	C-c C-t =	(verilog-sk-inout &optional STR ARG)	Insert an inout definition.				
if statement	C-c C-t ?	(verilog-sk-if &optional STR ARG)	Insert an if statement.				
assign statement	C-c C-t A	(verilog-sk-assign &optional STR ARG)	Insert an assign statement.				
definition of signal	C-c C-t D	(verilog-sk-define-signal)	Insert a definition of signal under point at top of module.				
function definition	C-c C-t F	(verilog-sk-function &optional STR ARG)	Insert a function definition.				
input definition	C-c C-t I	(verilog-sk-input &optional STR ARG)	Insert an input definition.				
output definition	C-c C-t O	(verilog-sk-output &optional STR ARG)	Insert an output definition.				
reg definition	C-c C-t R	(verilog-sk-reg &optional STR ARG)	Insert a reg definition.				
state machine definition	C-c C-t S	(verilog-sk-state-machine &optional STR ARG)	Insert a state machine definition.				

Insert a class definition.

(verilog-sk-uvm-component &optional STR ARG)

class definition

C-c C-t U

Description		Keystroke	Funct	ion			Note		
wire definition	C-c C				onal STR ARG)	Insert a wire definition.			
always block	C-c C				ptional STR ARG)	Insert always block. Prompt for sensitivity list.		st.	
begin end block	C-c C	-t b	(verilog-sk-begin &optiona		tional STR ARG)	Insert be	Insert begin end block. Prompt for name.		
case statement	C-c C			case &opt	ional STR ARG)		Build skeleton case statement, prompting for the selector expres case items.		or the selector expression, and the
for loop	C-c C	-t f (verilog-sk-		or &option	nal STR ARG)	Insert a	skeleton for loop stater	ment.	
generate block	C-c C	-t g (verilog-sk-		generate 8	&optional STR ARG)	Insert generate block.			
header	C-c C	-t h (verilog-s		neader)			Insert a descriptive header at the top of the file. • See also ' verilog-header ' for an alternative format.		
initial block	C-c C	-t i (verilog-s		nitial &op	tional STR ARG	Insert an	Insert an initial block.		
fork join block	C-c C	-t j (verilog-sk-		ork &option	onal STR ARG)	Insert a fork join block.			
module definition	C-c C	-t m (verilog-sk		module &d	optional STR ARG)	Insert a module definition.			
ovm class definition	C-c C	-t o (verilog-sk-		ovm-class	&optional STR ARG)	Insert a ovm class definition.			
task definition	C-c C	-t p (verilog-sk-		orimitive 8	Roptional STR ARG)	Insert a task definition.			
repeat loop	C-c C	-t r	(verilog-sk-ı	repeat &op	otional STR ARG)	Insert a skeleton repeat loop statement.			
specify block	C-c C	-t s	(verilog-sk-	specify &c	optional STR ARG)	Insert sp	ecify block.		
task definition	C-c C	-t t	(verilog-sk-t	task &opti	onal STR ARG)	Insert a t	task definition.		
uvm class definition	C-c C	-t u	(verilog-sk-	uvm-obje	ct &optional STR ARG)	Insert a	uvm class definition.		
while loop	C-c C	-t w	(verilog-sk-	while &opt	tional STR ARG)	Insert a	skeleton while loop sta	tement.	
casex	C-c C	-t x	(verilog-sk-	casex &op	tional STR ARG)	Build ske		, prompting fo	or the selector expression, and the
casez	C-c C	:-t z (verilog-sk		casez &op	tional STR ARG)	case iter	ns.		or the selector expression, and the
SPDX licence header	• C-c	i l	(spdx-insert	-spdx)					ence type. Supports tab completion.
See also: Inserting Text	• <f6:< th=""><th>> M-1 > i M-1</th><th></th><th colspan="2"></th><th colspan="4">Requires spdx activated by del-use-spdx user option.</th></f6:<>	> M-1 > i M-1				Requires spdx activated by del-use-spdx user option.			
Tout townlote insertion	 verilog-ext provides a large set of features that can be configured via the verilog-ext-feature-list user-option. Access it via <f12> <f3> 3</f3></f12> verilog-ext features are not all described here. I will add more information later. By default, verilog-ext, activates all features. Some features may fail and when that happens verilog-ext stops configuring the others. PEL automatically executes the verilog-ext-mode-setup command when pel-use-verilog-ext is on, catches any error but display a warning message. This way you can still edit the Verilog file with the features that could be enabled before the verilog-ext failure. Properly configure the failing feature or disable it to get more features working. 								
Text template insertion Hydra keys					ust be set to t, to get PEL t			ckage	
See info on <u>yasnippet</u> : <u> ∑ Inserting Text</u>	Also requires <u>yasnippe</u> t C-c C-t				Call the body in the "verilog-ext-hydra" hydra.				
* Hydra sequence	• н	header - prom	pts	• /*	Star comment	• q	Quit Hydra		ese hydras are exited automatically
insert comment Hydra keys and their corresponding invoked functions All these commands are executed by typing the hydra header (C-c C-t) followed by 1, 2 or 3 character code. Nothing else; no <tab> key is required because the commands automatically expand the yasnippets.</tab>	• hd header • aa always • ac always_comb • af always_ff • al always_latch • ai assert • ap assert_prop • as assign • b begin • cc case • cls class • cb clocking bloc • ct constraint • cg covergroup • ta task (one lir • tk task (port pr • td typedef gener • te typedef enum • ts typedef struc • tu typedef union • un union • wh while • wd while-do		k	• BC • d • ei • el • en • fl • for • fv • fe • fj • fa • fn • ff	Block comment display else if else enum final for forever foreach fork join fork join_any fork join_none function	• C-g • gen • if • in • itf • ll • lv • lp • ms • md	Quit Hydra generate if initial interface logic logic vector localparam module simple module params modport	from the cor pkg pgm pm pr rp seq st	package program parameter property repeat sequence struct
			ompt) ic	• @ • D • FS • FA • IS • IP • TS • BS	Clk posedge Define signal FMS Sync FSM async Instance simple Instance params TB from DUT Bind (simple)	• uc • uo • ut • ui • ue • uw • ur • ua	UVM Component UVM Object UVM TypeId Crea UVM Info UVM Error UVM Warning UVM Report UVM Agent	VM Object VM TypeId Create VM Info VM Error VM Warning VM Report VM Agent	
	• wd	while-do	,	• BP	Bind (params)	D			
	• wd C-c C	while-do	(verilog-ext-	formatter	r-run)		ble code formatter.		
	• wd	while-do -1 f5>	(verilog-ext-	formatter	r-run) project)	Compile Deper The furset the	using :compile-cmd of nding on the command, unction will detect any c e appropriate mode. ess current file.	different synt of the supporter grams and up	ax highlight will be applied. ed compilation error parsers and will date 'verilog-preprocessor' variable.
	• wd C-c C C-c <	while-do -1 f5>	(verilog-ext-	formatter compile-preproce	r-run) project)	Compile Deper The fuset the	using :compile-cmd of ording on the command, unction will detect any cle appropriate mode. ess current file. se among available proports verilator, vppreprokmode' Verilog wrapp	different synt of the supporter grams and up oc and iverilor er function.	ax highlight will be applied. ed compilation error parsers and will date 'verilog-preprocessor' variable.
	• wd C-c C C-c <	while-do -1 f5> -p -f	(verilog-ext-	formatter compile-preproce	oroject)	Compile Deper The fu set the Preproce Choos Suppo	using :compile-cmd of ording on the command, unction will detect any cle appropriate mode. ess current file. se among available proports verilator, vppreprokmode' Verilog wrapp	different synt of the supporter grams and up oc and iverilor er function.	ax highlight will be applied. ed compilation error parsers and will date 'verilog-preprocessor' variable. g. e linters and enable flycheck.
	• wd C-c C C-c C C-c C	while-do -1 f5> -p -f	(verilog-ext-	formatter compile-preproce	r-run) project) sss) mode &optional UARG)	Compile Deper The fur set the Preproce Choos Suppo 'flychec If calle Extract a Wrapper For 'w existin Toggle	using :compile-cmd of nding on the command, unction will detect any ce appropriate mode. ess current file. ese among available proports verilator, vppreprok-mode' Verilog wrapped with UARG select an and display hierarchy for 'fs-toggle-hiding' erilog-mode' use a mong one.	different syntific the supported and iverilouser function. In a supported and iverilouser function and available or module of condified syntax lock. See 'hs-	date 'verilog-preprocessor' variable. de linters and enable flycheck. urrent-buffer. n current Verilog 'major-mode'. table. For 'verilog-ts-mode' use hide-block' and 'hs-show-block'.

Emacs & Verilog — References

Document	Notes
The Verilog Hardware Description Language	Verilog @ Wikipedia SystemVerilog @ Wikipedia. SystemVerilog is an extension of Verilog.
The verilog-mode	Introduction to Verilog-Mode @ veripool.org
Other useful Emacs packages for FPGA & ASIC development	fpga.el - FPGA & ASIC Utils for Emacs wavedrom-mode - edit and render WaveJSON files to create timing diagrams vunit-mode - interface to the VUnit unit testing framework for VHDL/SystemVerilog
Verilog Development Tools	
Verilog pre-processors	Articles on verilog pre-processor: • The Verilog Preprocessor: Force for `Good and `Evil, by Wilson Snyder, 2010-08-25 • Verilog Preprocessor: Force for `Good and `Evil presentation • Comparison of Verilog free and open high-level synthesis tools @ Wikipedia
 verilator (linter, multi-thread, convert to C++ or System-C) Very popular 	verilator @ Wikipedia verilator home verilator @ Github verilator group @ Github
• vppreproc (A Perl program, see <u>ant - Perl</u>)	vppreproc vppreproc command line man page
iverilog (aka Icarus Verilog, written in C++)	iverilog @ Wikipedia iverilog @ Github
Some older Verilog mode sites	Mac's Verilog Mode for emacs