#### 131,072 WORDS × 8 BIT STATIC RAM

#### DESCRIPTION

The TC551001BPL is 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.)and minimum cycle time of 70ns. When  $\overline{CE1}$  is a logical high, or CE2 is low, the device is placed in low power standby mode in which standby current is  $2\mu$ A typically. The TC551001BPL has three control inputs. Chip enable inputs ( $\overline{CE1}$ ,CE2) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC551001BPL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC551001BPL is offered in a dual-in-line 32 pin standard plastic package, small-out-line plastic package and thin small-out-line plastic package (forward, reverse type).

#### **FEATURES**

• Low Power Dissipation

: 27.5mW/MHz (Typ.) Operating

• Standby Current: 100 µA (Max.)

• 5V Single Power Supply

• Power Down Features : CE1, CE2

● Data retention Supply Voltage: 2.0 ~ 5.5V

• Directly TTL Compatible

: All Inputs and Outputs

• Access Time (Max.)

	TC55100	TC551001BPL/BFL/BFTL/BTRL								
	- 70	- 85	- 10							
Access Time	70ns	85ns	100ns							
CE1 Access Time	70ns	85ns	100ns							
CE2 Access Time	70ns	85ns	100ns							
OE Access Time	35ns	45ns	50ns							

• Package: TC551001BPL

: DIP32-P-600

TC551001BFL TC551001BFTL SOP32-P-525


TC551001BTRL

: TSOP32-P-0820 : TSOP32-P-0820A

### PIN CONNECTION (TOP VIEW)

<ul> <li>32 PIN DIF</li> </ul>	<u> </u>
N.C.   1 A16   2 A14   3 A12   4 A7   5 A6   7 A4   8 A3   9 A2   10 A1   11 A0   12 I/O1   13 I/O2   14	32   V <sub>DD</sub> 31   A15 30   CE2 29   R/W 28   A13 27   A8 26   A9 25   A11 24   OE 23   A10 22   CE1 21   I/08 20   I/07 19   I/06
_ · · · · ·	
1/01🛘 13	20 1/07
1/03 15 GND 16	18   1/05
0.45-[10	

#### o 32 PIN TSOP






#### PIN NAMES

A0~A16	Address Inputs
R/W	Read/Write Control Input
ŌĒ	Output Enable Input
CE1,CE2	Chip Enable Input
1/01~1/08	Data Input/Output
$V_{DD}$	Power ( + 5V)
GND	Ground
N.C.	No Connection

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A <sub>11</sub>	Αg	A <sub>8</sub>	A <sub>13</sub>	R/W	CE2	A15	V <sub>DD</sub>	N.C.	A <sub>16</sub>	A <sub>14</sub>	A <sub>12</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	A <sub>3</sub>	Az	At	Ao	1/01	1/02	1/03	GND	1/04	1/05	1/06	1/07	1/08	CE1	A10	ŌĒ

### **BLOCK DIAGRAM**



### **OPERATION MODE**

OPERATION MODE	CE1	CE2	ŌĒ	R/W	1/01 ~ 1/08	POWER
Read	L	Н	L	н	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	Н	*	L	D <sub>IN</sub>	IDDO
Output Deselect	L	н	н	Н	High-Z	<sub>1</sub> DDO
C !!-	Н	*	*	*	High-Z	I <sub>DDS</sub>
Standby	*	L	*	*	High-Z	I <sub>DDS</sub>

\* : H or L

#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	<b>-</b> 0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	- 0.3 <b>*</b> ~ 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> + 0.5	٧
P <sub>D</sub>	Power Dissipation	1.0/0.6**	w
Tsolder	Soldering Temperature (10s)	260	°C
Tstrg.	Storage Temperature	- 55 ~ 150	°C
Topr.	Operating Temperature	0 ~ 70	°C

<sup>\*: -3.0</sup>V at pulse width 50ns Max. \*\*: SOP

## D.C. RECOMMENDED OPERATING CONDITIONS ( $Ta = 0 \sim 70$ °C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	.,
V <sub>IL</sub>	Input Low Voltage	- 0.3*	-	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

<sup>\*: -3.0</sup>V at pulse width at 50ns Max.

## D.C. and OPERATING CHARACTERISTICS (Ta = $0 \sim 70$ °C, $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
l <sub>IL</sub>	Input Leakage Current	$V_{iN} = 0 \sim V_{DD}$			_	-	± 1.0	μΑ
loн	Output High Current	V <sub>OH</sub> = 2.4V			- 1.0	-	_	mA
lor	Output Low Current	V <sub>OL</sub> = 0.4V			4.0	_	_	mA
l <sub>LO</sub>	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = \overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	_	-	± 1.0	μΑ		
1	$\begin{array}{c} \text{and R/W} = \\ \text{I}_{\text{OUT}} = 0 \text{m/s} \end{array}$	$\overline{CE1} = V_{iL}$ and $CE2 = V_{iH}$ and $R/W = V_{iH}$ ,	Tcycle	Min.	-	-	70	
IDDO1		$I_{OUT} = 0mA$ Other Inputs = $V_{IH}/V_{IL}$	leyere	1 μs	-	-	20 mA	mA
l	Operating Current	$\overline{\text{CE1}} = 0.2V \text{ and } \text{CE2} = V_{DD} - 0.2V$ $R/W = V_{DD} - 0.2V$ ,		Min.			60	mA
l <sub>DDO2</sub>		$I_{OUT} = 0$ mA Other inputs = $V_{DD} - 0.2$ V/0.2V	Tcycle	1 μs	-	-	10	mA
I <sub>DDS1</sub>		CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub>				-	3	mA
I <sub>DDS2</sub> (1)	Standby Current	$\overline{\text{CE1}} = V_{DD} - 0.2V \text{ or CE2} = 0.2V$ $V_{DD} = 2.0V \sim 5.5V, Ta = 0 \sim 70^{\circ}$			-	2	100	μΑ

Note:(1) In standby mode with  $\overline{CE1} \ge V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \ge V_{DD} - 0.2V$  or  $CE2 \le 0.2V$ .

### <u>CAPACITANCE</u> ( $Ta = 25^{\circ}C$ , f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	_
C <sub>QUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

A.C. CHARACTERISTICS (Ta =  $0 \sim 70^{\circ}$ C,  $V_{DD} = 5V \pm 10\%$ )

## READ CYCLE

		TC551001BPL/BFL/BFTL/BTRL						
SYMBOL	PARAMETER	_	70	- 85		- 10		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	<u> </u>
t <sub>RC</sub>	Read Cycle Time	70	-	85	-	100	-	
t <sub>ACC</sub>	Address Access Time	T	70	-	85	-	100	]
t <sub>CO1</sub>	CE1 Access Time	-	70	-	85	-	100	
t <sub>CO2</sub>	CE2 Access Time	-	70	-	85	-	100	
t <sub>OE</sub>	Output Enable to Output in Valid	_	35	_	45	_	50	ns
t <sub>COE</sub>	Chip Enable (CE1, CE2) to Output in Low-Z	10	_	10	_	10	-	] '''
t <sub>OEE</sub>	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t <sub>OD</sub>	Chip Enable (CE1, CE2) to Output in High-Z	-	25	-	30	-	35	]
topo	Output Enable to Output in High-Z	-	25	-	30	-	35	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-	10	_	]

#### WRITE CYCLE

		TC551001BPL/BFL/BFTL/BTRL						
SYMBOL	PARAMETER	_	- 85		- 10		UNIT	
:		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	70	-	85	-	100	_	
twp	Write Pulse Width	50	-	60	-	60	_	]
t <sub>CW</sub>	Chip Selection to End of Write	60	-	75	-	80	-	
tas	Address Set up Time	0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	ns
t <sub>ODW</sub>	R/W to Output in High-Z	-	25	-	30	-	35	]
t <sub>OEW</sub>	R/W to Output in Low-Z	5	-	5	-	5	-	
t <sub>D\$</sub>	Data Set up Time	30	-	35	-	40		
t <sub>DH</sub>	Data Hold Time	0	-	0	-	0	_	]

### A.C. TEST CONDITIONS


• Output Load : 100pF+1TTL Gate

• Input Pulse Level : 0.6V, 2.4V


 $\begin{array}{lll} \bullet & Timing \ Measurement \ V_{IN} & : \ 1.5 V \\ & Reference \ Level & V_{OUT} \ : \ 1.5 V \\ \\ \bullet & t_r, t_f & : \ 5 ns \end{array}$ 

### **TIMING WAVEFORMS**


## READ CYCLE (1)




### WRITE CYCLE 1 (4) (R/W Controlled Write)



#### WRITE CYCLE 2 (4) (CE1 Controlled Write)



#### WRITE CYCLE 3 (4) (CE2 Controlled Write)




#### NOTE:

- (1) R/W is High for Read Cycle.
- (2) Assuming that CEI Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that CE1 High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.
- (5) The I/O may be in the output state at this time, input signals of opposite phase must not be applied.


### DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT	
V <sub>DH</sub>	Data Retention Supply Voltage		2.0	-	5.5	V	
I <sub>DDS2</sub>	Standby Current	V <sub>DD</sub> = 3.0V	_	_	50	<i>μ</i> Δ	
-0032	Standby Current	V <sub>DD</sub> = 5.5V	_		100	μΑ	
t <sub>CDR</sub>	Chip Deselection to Data Retention	on Mode	0	_	-	n\$	
t <sub>R</sub>	Recovery Time		5	-	_	mS	

#### CE1 Controlled Data Retention Mode (1)



#### CE2 Controlled Data Retention Mode (3)



#### NOTE:

- (1) In  $\overline{\text{CE1}}$  controlled data retention mode, minimum standby current mode is achieved under the condition of CE2  $\leq$  0.2V or CE2  $\geq$  V<sub>DD</sub> 0.2V.
- (2) If the  $V_{IH}$  of  $\overline{CE1}$  is 2.2V in operation, during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V,  $I_{DDS1}$  current flows.
- (3) In CE2 controlled data retention mode, minimum standby current mode is achieved under the condition of CE2  $\leq$  0.2V.