Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 121 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 121 Bytes

vhdl-simple-processor

Implementation of a simple processor using VHDL for logic synthesis in FPGA